3D3225_06 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > 3D3225_06

Preview

3D3225_06: DescriptionMONOLITHIC 5-TAP FIXED DELAY LINE; File Size126KB，4 Pages; ManufacturerData Delay Devices

Download Datasheet View All

3D3225_06 Overview

MONOLITHIC 5-TAP FIXED DELAY LINE

Preview

Download Datasheet

View All

3D3225

MONOLITHIC 5-TAP

FIXED DELAY LINE

(SERIES 3D3225)

FEATURES

•

All-silicon, low-power CMOS technology

TTL/CMOS compatible inputs and outputs

Vapor phase, IR and wave solderable

Auto-insertable (DIP pkg.)

Low ground bounce noise

Leading- and trailing-edge accuracy

Delay range:

0.75ns through 3500ns

Delay tolerance:

2% or 0.5ns

Temperature stability:

±2%

typical (-40C to 85C)

Vdd stability:

±1%

typical (3.0V-3.6V)

Minimum input pulse width:

30% of total delay

8-pin Gull-Wing available as drop-in

replacement for hybrid delay lines

GND

PACKAGES

VDD

GND

VDD

3D3225Z-xx SOIC-8

3D3225M-xx DIP-8

3D3225H-xx Gull-Wing

GND

VDD

3D3225-xx

3D3225G-xx

3D3225K-xx

3D3225S-xx SOL-16

DIP-14

Gull-Wing

Unused pins

removed

For mechanical dimensions, click

here

For package marking details, click

here

FUNCTIONAL DESCRIPTION

The 3D3225 5-Tap Delay Line product family consists of fixed-delay

CMOS integrated circuits. Each package contains a single delay line,

tapped and buffered at 5 points spaced uniformly in time. Tap-to-tap

(incremental) delay values can range from 0.75ns through 700ns. The

input is reproduced at the outputs without inversion, shifted in time as

per the user-specified dash number. The 3D3225 is TTL- and CMOS-

compatible, capable of driving ten 74LS-type loads, and features both

rising- and falling-edge accuracy.

PIN DESCRIPTIONS

VDD

GND

Delay Line Input

Tap 1 Output (20%)

Tap 2 Output (40%)

Tap 3 Output (60%)

Tap 4 Output (80%)

Tap 5 Output (100%)

+3.3 Volts

Ground

The all-CMOS 3D3225 integrated circuit has been designed as a reliable, economic alternative to hybrid

TTL fixed delay lines. It is offered in a standard 8-pin auto-insertable DIP and space saving surface mount

8-pin SOIC and 16-pin SOL packages.

TABLE 1: PART NUMBER SPECIFICATIONS

DASH

NUMBER

-.75

-1

-1.5

-2

-2.5

-4

-5

-10

-20

-50

-100

-200

-700

TOLERANCES

TOTAL

TAP-TAP

DELAY (ns)

3.0

0.5*

0.75

0.4

4.0

0.5*

1.0

0.5

6.0

0.5*

1.5

0.7

8.0

0.5*

2.0

0.8

10.0

0.5*

2.5

1.0

16.0

0.7*

4.0

1.3

25.0

1.0

5.0

1.5

50.0

1.0

10.0

2.0

100.0

2.0

20.0

4.0

250.0

5.0

50.0

500.0

100

1000

200

3500

700

140

Rec’d Max

Frequency

41.7 MHz

37.0 MHz

31.2 MHz

25.0 MHz

22.2 MHz

8.33 MHz

13.3 MHz

6.67 MHz

3.33 MHz

1.33 MHz

0.67 MHz

0.33 MHz

0.10 MHz

INPUT RESTRICTIONS

Absolute Max

Rec’d Min

Frequency

Pulse Width

166.7 MHz

12.0 ns

166.7 MHz

13.5 ns

166.7 MHz

16.0 ns

166.7 MHz

20.0 ns

125.0 MHz

22.5 ns

133.3 MHz

30.0 ns

66.7 MHz

37.5 ns

33.3 MHz

75.0 ns

16.7 MHz

150 ns

6.67 MHz

375 ns

3.33 MHz

750 ns

1.67 MHz

1500 ns

0.48 MHz

5250 ns

Absolute Min

Pulse Width

3.00 ns

4.00 ns

6.00 ns

7.50 ns

15.0 ns

30.0 ns

75.0 ns

150 ns

300 ns

1050 ns

2005

Data Delay Devices

* Total delay referenced to Tap1 output; Input-to-Tap1 = 7.5ns

1.0ns

NOTE: Any dash number between .75 and 700 not shown is also available as standard.

Doc #05003

5/8/2006

DATA DELAY DEVICES, INC.

3 Mt. Prospect Ave. Clifton, NJ 07013

Recommended Resources

LA4557 power amplifier circuit diagram

Standard frequency shift keying modem circuit with 300 baud speed

transistor headphone amplifier

7805 voltage regulator circuit diagram

Capacitive dew sensor measurement circuit

Programmable pulse width generation circuit

Holtek Conference Presentation Materials: ...; wzt MCU

Live broadcast at 3pm today | Keysight Technologies HDMI / DP2.0 online test seminar: HDMI and DP are the high-definition video display interface standards with the broadest market base in the industry, and they are standing at the forefront of the times! After nearly three years of pr...; EEWORLD社区 Test/Measurement

How to deal with unused GPIO in STM32 program: I'd like to ask you experts, when making STM32 programs, how should I deal with those unused GPIO pins? Should I not process any code, or initialize them? If I want to initialize, which mode should I ...; 传承剑圣 stm32/stm8

MSP430 G2553 Launchpad implements capacitance measurement: 1. Basic principlesFor the Source-Free RC circuit, the characteristics of its capacitor discharge can be described as:Where V0 is the initial voltage of the capacitor, t is the discharge time, R is th...; Aguilera Microcontroller MCU

[TI's First Low Power Design Competition] 2- There is a magic formula for decimal conversion: [i=s] This post was last edited by dontium on 2014-12-21 14:10 [/i] In my competition project, there is a digital display part, and of course the display part has a binary-decimal conversion problem--...; dontium Microcontroller MCU

How can VxWorks 5.5 (Tornado 2.2 for PPC) compile software for E300 and E500 core CPU platforms?: How can VxWorks 5.5 (Tornado 2.2 for PPC) compile software for E300, E500 core CPU platform? We are currently using PPC603 core CPU, but if we change to a higher performance CPU, such as the current E...; zxhnet Real-time operating system RTOS

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components