EEWORLDEEWORLDEEWORLD

Part Number

Search

531AB1325M00DGR

Description
LVPECL Output Clock Oscillator, 1325MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

531AB1325M00DGR Overview

LVPECL Output Clock Oscillator, 1325MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531AB1325M00DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency1325 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
[Erha Image Recognition Artificial Intelligence Vision Sensor] Evaluation of Four Face Algorithms
The hardware schematics and source code of HuskyLens image recognition are not open source at present. This kit is aimed at young makers. The main control is Kanzhi K210, an edge AI chip independently...
mameng Domestic Chip Exchange
elder brother
Brother, let me say thank you to you in my own plain words: All these years are thanks to you. It is all thanks to you that countless classics and memories have been created, and you have become a leg...
多瑙河夏之夜 Talking
[ESP32-Audio-Kit Audio Development Board] - 5: Run "esp-adf" flash on Ubuntu 20.04
[i=s]This post was last edited by MianQi on 2021-10-15 18:52[/i]The default basic example chosen for testing is play_mp3_control. The compilation is successful, but there is a problem when downloading...
MianQi RF/Wirelessly
Are the design formulas for a push-pull transformer correct?
[i=s]This post was last edited by Weilin Power Supply on 2019-8-13 14:21[/i]The design of push-pull transformer is divided into two design methods: AP method and KG method. Both design methods are bas...
伟林电源 Power technology
[Spontaneous activity call] Learn by doing C28x series development board
I posted a thread before: Does anyone want to make or need a 28335 or 28069 TI development board? Many people responded, but there were many questions and they all felt that it was not detailed enough...
cfpl20002 Microcontroller MCU
The last episode of the second live broadcast of embedded processing theme month: flow meter based on TI MSP430 Scan Interface technology...
[size=4]Event details >> [url=https://www.eeworld.com.cn/huodong/TI_EP_month_Webinar_201806/][color=#0000ff]The second wave of embedded processing live theme month is coming[/color][/url] [/size] [siz...
EEWORLD社区 TI Technology Forum

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2196  1510  2017  2708  404  45  31  41  55  9 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号