3D7428
MONOLITHIC 8-BIT
PROGRAMMABLE DELAY LINE
(SERIES 3D7428 – LOW NOISE)
FEATURES
•
•
•
•
•
•
•
•
•
•
•
All-silicon, low-power CMOS technology
TTL/CMOS compatible inputs and outputs
Vapor phase, IR and wave solderable
Auto-insertable (DIP pkg.)
Leading- and trailing-edge accuracy
Programmable via serial or parallel interface
Increment range:
0.25 through 20.0ns
Delay tolerance:
0.5% (See Table 1)
Supply current:
3mA typical
Temperature stability:
±1.5%
max (-40C to 85C)
Vdd stability:
±0.5%
max (4.75V to 5.25V)
IN
AE
SO/P0
P1
P2
P3
P4
GND
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
data
3
delay
devices,
inc.
PACKAGES
VDD
OUT
MD
P7
P6
SC
P5
SI
IN
SO
AE
GND
1
2
3
4
8
7
6
5
VDD
OUT
SC
SI
3D7428Z-xx SOIC
IN
AE
SO/P0
P1
P2
P3
P4
GND
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
VDD
OUT
MD
P7
P6
SC
P5
SI
3D7428-xx DIP
3D7428S-xx SOL
For mechanical dimensions, click
here.
For package marking details, click
here.
FUNCTIONAL DESCRIPTION
The 3D7428 device is a versatile 8-bit programmable monolithic delay
line. The input (IN) is reproduced at the output (OUT) without inversion,
shifted in time as per the user selection. Delay values, programmed
either via the serial or parallel interface, can be varied over 255 equal
steps according to the formula:
T
i,nom
= T
inh
+ i * T
inc
where i is the programmed address, T
inc
is the delay increment (equal
to the device dash number), and T
inh
is the inherent (address zero)
delay. The device features both rising- and falling-edge accuracy.
PIN DESCRIPTIONS
IN
OUT
MD
AE
P0-P7
SC
SI
SO
VDD
GND
Signal Input
Signal Output
Mode Select
Address Enable
Parallel Data Input
Serial Clock
Serial Data Input
Serial Data Output
+5 Volts
Ground
The all-CMOS 3D7428 integrated circuit has been designed as a reliable, economic alternative to hybrid
TTL programmable delay lines. It is offered in a standard 16-pin auto-insertable DIP and a surface mount
16-pin SOL. An 8-pin SOIC package is available for applications where the parallel interface is not needed.
TABLE 1: PART NUMBER SPECIFICATIONS
PART
NUMBER
3D7428-0.25
3D7428-0.5
3D7428-1
3D7428-1.5
3D7428-2
3D7428-2.5
3D7428-4
3D7428-5
3D7428-7.5
3D7428-10
3D7428-15
3D7428-20
DELAYS AND TOLERANCES
Inherent
Delay (ns)
10.5
±
2.0
10.5
±
2.0
10.5
±
2.0
10.5
±
2.0
10.5
±
2.0
10.5
±
2.5
13.0
±
4.0
15.0
±
5.0
20.0
±
7.5
23.5
±
10
33.0
±
15
42.0
±
20
Delay
Range (ns)
63.75
±
0.4
127.5
±
0.5
255.0
±
1.0
382.5
±
1.5
510.0
±
2.0
637.5
±
2.5
1020
±
3.2
1275
±
4.0
1912.5
±
6.0
2550
±
8.0
3825
±
12
5100
±
16
Delay
Step (ns)
0.25
±
0.12
0.50
±
0.25
1.00
±
0.50
1.50
±
0.75
2.00
±
1.00
2.50
±
1.25
4.00
±
2.00
5.00
±
2.50
7.50
±
3.75
10.0
±
5.00
15.0
±
9.00
20.0
±
12.0
Rec’d Max
Frequency
6.25 MHz
3.12 MHz
1.56 MHz
1.04 MHz
781 KHz
625 KHz
390 KHz
312 KHz
208 KHz
156 KHz
104 KHz
78 KHz
INPUT RESTRICTIONS
Absolute Max
Frequency
77 MHz
45 MHz
22 MHz
15 MHz
11 MHz
9.0 MHz
5.6 MHz
4.5 MHz
3.0 MHz
2.2 MHz
1.5 MHz
1.1 MHz
Rec’d Min
Pulse Width
80.0 ns
160.0 ns
320.0 ns
480.0 ns
640.0 ns
800.0 ns
1280.0 ns
1600.0 ns
2400.0 ns
3200.0 ns
4800.0 ns
6400.0 ns
Absolute Min
Pulse Width
6.5 ns
11.0 ns
22.0 ns
33.0 ns
44.0 ns
55.0 ns
88.0 ns
110.0 ns
165.0 ns
220.0 ns
330.0 ns
440.0 ns
NOTES: Any delay increment between 0.25 and 20 ns not shown is also available as standard.
See application notes section for more details
2004
Data Delay Devices
Doc #03003
5/8/2006
DATA DELAY DEVICES, INC.
3 Mt. Prospect Ave. Clifton, NJ 07013
1
3D7428
APPLICATION NOTES
GENERAL INFORMATION
The 8-bit programmable 3D7428 delay line
architecture is comprised of a number of delay
cells connected in series with their respective
outputs multiplexed onto the Delay Out pin (OUT)
by the user-selected programming data (the
address). Each delay cell produces at its output a
replica of the signal present at its input, shifted in
time. The change in delay from one address
setting to the next is called the
increment,
or
LSB. It is nominally equal to the device dash
number. The minimum delay, achieved by setting
the address to zero, is called the
inherent delay.
For best performance, it is essential that the
power supply pin be adequately bypassed and
filtered. In addition, the power bus should be of
as low an impedance construction as possible.
Power planes are preferred. Also, signal traces
should be kept as short as possible.
The
inherent delay error
is the deviation of the
inherent delay from its nominal value. It is limited
to 1.0 LSB or 2.0 ns, whichever is greater.
DELAY STABILITY
The delay of CMOS integrated circuits is strongly
dependent on power supply and temperature.
The 3D7428 utilizes novel compensation circuitry
to minimize the delay variations induced by
fluctuations in power supply and/or temperature.
With regard to stability, the delay of the 3D7428
at a given address, i, can be split into two
components: the
inherent delay
(T
0
) and the
relative delay
(T
i
– T
0
). These components exhibit
very different stability coefficients, both of which
must be considered in very critical applications.
The thermal coefficient of the relative delay is
limited to
±250
PPM/C, which is equivalent to a
variation, over the -40C to 85C operating range,
of
±1.5%
from the room-temperature delay
settings. This holds for all dash numbers. The
thermal coefficient of the inherent delay is
nominally +10ps/C for dash numbers less than 1,
and +15ps/C for all other dash numbers.
The power supply sensitivity of the relative delay
is
±0.5%
over the 4.75V to 5.25V operating
range, with respect to the delay settings at the
nominal 5.0V power supply. This holds for all
dash numbers. The sensitivity of the inherent
delay is nominally –1ps/mV for all dash numbers.
DELAY ACCURACY
There are a number of ways of characterizing the
delay accuracy of a programmable line. The first
is the
differential nonlinearity
(DNL), also referred
to as the increment error. It is defined as the
deviation of the increment at a given address
from its nominal value. For most dash numbers,
the DNL is within 0.5 LSB at every address (see
Table 1: Delay Step).
The
integrated nonlinearity
(INL) is determined
by first constructing the least-squares best fit
straight line through the delay-versus-address
data. The INL is then the deviation of a given
delay from this line. For all dash numbers, the
INL is within 1.0 LSB at every address.
The
relative error
is defined as follows:
e
rel
= (T
i
– T
0
) – i * T
inc
where i is the address, T
i
is the measured delay
at the i’th address, T
0
is the measured inherent
delay, and T
inc
is the nominal increment. It is very
similar to the INL, but simpler to calculate. For
most dash numbers, the relative error is less than
1.0 LSB at every address (see Table 1: Delay
Range).
The
absolute error
is defined as follows:
e
abs
= T
i
– (T
inh
+ i * T
inc
)
where T
inh
is the nominal inherent delay. The
absolute error is limited to 1.5 LSB or 3.0 ns,
whichever is greater, at every address.
INPUT SIGNAL CHARACTERISTICS
The frequency and/or pulse width (high or low) of
operation may adversely impact the specified
delay and increment accuracy of the particular
device. The reasons for the dependency of the
output delay accuracy on the input signal
characteristics are varied and complex.
Therefore a recommended maximum and an
absolute maximum operating input frequency and
a recommended minimum and an absolute
minimum operating pulse width have been
specified.
OPERATING FREQUENCY
The absolute maximum operating frequency
specification, tabulated in Table 1, determines
the highest frequency of the delay line input
signal that can be reproduced, shifted in time at
the device output, with acceptable duty cycle
Doc #03003
5/8/2006
DATA DELAY DEVICES, INC.
Tel: 973-773-2299
Fax: 973-773-9672
http://www.datadelay.com
2
3D7428
APPLICATION NOTES (CONT’D)
distortion. Exceeding this limit will generally result
in no signal output.
The recommended maximum operating
frequency specification determines the highest
frequency of the delay line input signal for which
the output delay accuracy is guaranteed.
Exceeding this limit (while remaining within the
absolute limit) may cause some delays to shift
with respect to their values at low frequency. The
amount of delay shift will depend on the degree
to which the limit is exceeded.
To guarantee (if possible) the Table 1 delay
accuracy for input frequencies higher than the
recommended maximum frequency, the 3D7428
must be tested at the user operating frequency.
In this case, to facilitate production and device
identification, the part number will include a
custom reference designator identifying the
intended frequency of operation. The
programmed delay accuracy of the device is
guaranteed, therefore, only at the user specified
input frequency. Small input frequency variation
about the selected frequency will only marginally
impact the programmed delay accuracy, if at all.
Contact the factory for details.
OPERATING PULSE WIDTH
The absolute minimum operating pulse width
(high or low) specification, tabulated in Table 1,
determines the smallest pulse width of the delay
line input signal that can be reproduced, shifted
in time at the device output, with acceptable
pulse width distortion. Exceeding this limit will
generally result in no signal output.
The recommended minimum operating pulse
width (high or low) specification determines the
smallest pulse width of the delay line input signal
for which the output delay accuracy tabulated in
Table 1 is guaranteed. Exceeding this limit (while
remaining within the absolute limit) may cause
some delays to shift with respect to their values
at long pulse width. The amount of delay shift will
depend on the degree to which the limit is
exceeded.
To guarantee the Table 1 delay accuracy for
input pulse width smaller than the recommended
minimum operating pulse width, the 3D7428
must be tested at the user operating pulse width.
In this case, to facilitate production and device
identification, the part number will include a
custom reference designator identifying the
intended frequency and duty cycle of operation.
The programmed delay accuracy of the device is
guaranteed, therefore, only for the user specified
input characteristics. Small input pulse width
variation about the selected pulse width will only
marginally impact the programmed delay
accuracy, if at all.
PROGRAMMED DELAY UPDATE
A delay line is a memory device. It stores
information present at the input for a time equal
to the delay setting before presenting it at the
output with minimal distortion. The 3D7428 8-bit
programmable delay line can be represented by
256 serially connected delay elements
(individually addressed by the programming
data), each capable of storing data for a time
equal to the device increment (step time). The
delay line memory property, in conjunction with
the operational requirement of “instantaneously”
connecting the delay element addressed by the
programming data to the output, may inject
spurious information onto the output data stream.
In order to ensure that spurious outputs do not
occur, it is essential that the input signal be idle
(held high or low) for a short duration prior to
updating the programmed delay. This duration is
given by the maximum programmable delay.
Satisfying this requirement allows the delay line
to “clear” itself of spurious edges. When the new
address is loaded, the input signal can begin to
switch (and the new delay will be valid) after a
time given by
t
PDV
or
t
EDV
(see section below).
PROGRAMMING INTERFACE
Figure 1 illustrates the main functional blocks of
the 3D7428 delay program interface. Since the
3D7428 is a CMOS design, all unused input pins
must be returned to well defined logic levels,
VDD or Ground.
TRANSPARENT PARALLEL MODE (MD = 1,
AE = 1)
The eight program pins P0 - P7 directly control
the output delay. A change on one or more of
the program pins will be reflected on the output
delay after a time
t
PDV
, as shown in Figure 2. A
register is required if the programming data is
bused.
Doc #03003
5/8/2006
DATA DELAY DEVICES, INC.
3 Mt. Prospect Ave. Clifton, NJ 07013
3
3D7428
APPLICATION NOTES (CONT’D)
LATCHED PARALLEL MODE
(MD = 1, AE PULSED)
The eight program pins P0 - P7 are loaded by the
falling edge of the Enable pulse, as shown in
Figure 3. After each change in delay value, a
settling time
t
EDV
is required before the input is
accurately delayed.
SERIAL MODE (MD = 0)
While observing data setup (t
DSC
) and data hold
(t
DHC
) requirements, timing data is loaded in
MSB-to-LSB order by the rising edge of the clock
(SC) while the enable (AE) is high, as shown in
Figure 4. The falling edge of the enable (AE)
activates the new delay value which is reflected
at the output after a settling time
t
EDV
. As data is
shifted into the serial data input (SI), the previous
contents of the 8-bit input register are shifted out
of the serial output port pin (SO) in MSB-to-LSB
order, thus allowing cascading of multiple
devices by connecting the serial output pin (SO)
of the preceding device to the serial data input
pin (SI) of the succeeding device, as illustrated in
Figure 5. The total number of serial data bits in a
cascade configuration must be eight times the
number of units, and each group of eight bits
must be transmitted in MSB-to-LSB order.
To initiate a serial read, enable (AE) is driven
high. After a time
t
EQV
, bit 7 (MSB) is valid at the
serial output port pin (SO). On the first rising
edge of the serial clock (SC), bit 7 is loaded with
the value present at the serial data input pin (SI),
while bit 6 is presented at the serial output pin
(SO). To retrieve the remaining bits seven more
rising edges must be generated on the serial
clock line. The read operation is destructive.
Therefore, if it is desired that the original delay
setting remain unchanged, the read data must be
written back to the device(s) before the enable
(AE) pin is brought low.
The SO pin, if unused, must be allowed to float if
the device is configured in the serial
programming mode.
The serial mode is the only mode available on
the 8-pin version of the 3D7428.
SIGNAL IN IN
PROGRAMMABLE
DELAY LINE
OUT SIGNAL OUT
ADDRESS ENABLE AE
SERIAL INPUT SI
SHIFT CLOCK
SC
LATCH
SO
8-BIT INPUT
REGISTER
SERIAL OUTPUT
MODE SELECT MD
P0
P1
P2
P3
P4
P5
P6
P7
PARALLEL INPUTS
Figure1: Functional block diagram
PARALLEL
INPUTS
P0-P7
DELAY
TIME
PREVIOUS
NEW VALUE
t
PDX
PREVIOUS
t
PDV
NEW VALUE
Figure 2: Non-latched parallel mode (MD=1, AE=1)
Doc #03003
5/8/2006
DATA DELAY DEVICES, INC.
Tel: 973-773-2299
Fax: 973-773-9672
http://www.datadelay.com
4
3D7428
APPLICATION NOTES (CONT’D)
t
EW
ENABLE
(AE)
PARALLEL
INPUTS
P0-P7
DELAY
TIME
PREVIOUS
t
DSE
NEW VALUE
t
DHE
t
EDV
NEW VALUE
t
EDX
Figure 3: Latched parallel mode (MD=1)
t
EW
ENABLE
(AE)
t
ES
CLOCK
(SC)
SERIAL
INPUT
(SI)
SERIAL
OUTPUT
(SO)
DELAY
TIME
t
CW
t
CW
t
EH
t
DSC
NEW
BIT 7
t
DHC
NEW
BIT 6
NEW
BIT 0
t
EGV
OLD
BIT 7
t
CQV
OLD
BIT 6
t
CQX
OLD
BIT 0
t
EQZ
t
EDV
NEW
VALUE
t
EDX
PREVIOUS VALUE
Figure 4: Serial mode (MD=0)
SI
3D7428
SC
AE
SO
SI
3D7428
SC
AE
SO
SI
3D7428
SC
AE
SO
FROM
WRITING
DEVICE
TO
NEXT
DEVICE
Figure 5: Cascading Multiple Devices
TABLE 2: DELAY VS. PROGRAMMED ADDRESS
PARALLEL
SERIAL
STEP 0
STEP 1
STEP 2
STEP 3
STEP 4
STEP 5
STEP 253
STEP 254
STEP 255
CHANGE
P7
Msb
PROGRAMMED ADDRESS
P6
P5
P4
P3
P2
P1
0
0
0
0
0
0
1
1
1
0
0
0
0
0
0
1
1
1
0
0
0
0
0
0
1
1
1
0
0
0
0
0
0
1
1
1
0
0
0
0
1
1
1
1
1
0
0
1
1
0
0
0
1
1
P0
Lsb
NOMINAL DELAY (NS)
PER 3D7428 DASH NUMBER
-0.25
10.50
10.75
11.00
11.25
11.50
11.75
73.75
74.00
74.25
63.75
-0.5
10.5
11.0
11.5
12.0
12.5
13.0
137.0
137.5
138.0
127.5
-1
10.5
11.5
12.5
13.5
14.5
15.5
263.5
264.5
265.5
255.0
-2
10.5
12.5
14.5
16.5
18.5
20.5
516.5
518.5
520.5
510.0
-5
15
20
25
30
35
40
1280
1285
1290
1275
-10
23.5
33.5
43.5
53.5
63.5
73.5
2553.5
2563.5
2573.5
2550.0
-20
42
62
82
102
122
142
5102
5122
5142
5100
0
0
0
0
0
0
1
1
1
0
1
0
1
0
1
1
0
1
Doc #03003
5/8/2006
DATA DELAY DEVICES, INC.
3 Mt. Prospect Ave. Clifton, NJ 07013
5
Sensor
京公网安备 11010802033920号
EEWORLD
