531AA1261M00DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531AA1261M00DGR

531AA1261M00DGR: DescriptionLVPECL Output Clock Oscillator, 1261MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531AA1261M00DGR Overview

LVPECL Output Clock Oscillator, 1261MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531AA1261M00DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	1261 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Do you know about 180W and 220W high-efficiency adapter power supplies?

AT89S51 computer automatic temperature controller

Application circuit of temperature controlled thyristor in alarm circuit

Simple time delay circuit using two thyristors

Optocoupler thermostat circuit

0-500 degree K-type thermoelectric corner temperature measurement circuit

Keil Timing: I used U-LINK2 for debugging and found that the time under KEIL was always 0, but when using software simulation, the time would change. I would like to ask how to start counting at that time. I want ...; 狗尾草 Embedded System

Lecture Notes on "Principles and Applications of High-Speed Circuit (PECL, LVECL, CML, LVDS) Interfaces": [size=5][color=#0000ff]Lecture Notes on "Principles and Applications of High-Speed Circuit (PECL, LVECL, CML, LVDS) Interfaces"[/color][/size][size=3][color=#4b0082][/color][/size]...; chen8710 Download Centre

【R7F0C809】The meaning of #pragma EI in the routine: When I was studying the official Renesas code, I found that there were DI() and EI() in the initialization. And I couldn't find the definition. As follows: [code]void System_Init(void) { DI(); //LED P...; wwwming0329 Renesas Electronics MCUs

After reading this article, maybe we can rethink the design. Thanks to the original author.: Author: Passionate Desert Source: Half a Year of Tragedy: The I2C Bus Problem of MSP430 that has troubled me for half a year has been solved today, and the summary is published. Programmers who have d...; huiyuan726 Microcontroller MCU

50 points for a wince6.0 usbmsfn.dll file: The dll file corresponding to the USB mass storage class should be in the release directory. Email: donghaozheng@yahoo.com.cn...; wonter Embedded System

Qingke EMW3162-P serial port WIFI development board trial one: unboxing and hardware appreciation: [i=s]This post was last edited by my student number on 2016-10-4 23:04[/i] First of all, I have to thank EEWORLD. I am honored to pass the qualification review of the Qingke WIFI module evaluation boa...; 我的学号 RF/Wirelessly

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components