EEWORLDEEWORLDEEWORLD

Part Number

Search

530AA986M000DG

Description
LVPECL Output Clock Oscillator, 986MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

530AA986M000DG Overview

LVPECL Output Clock Oscillator, 986MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530AA986M000DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency986 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
【Project source code】Taxi meter based on FPGA
[i=s]This post was last edited by Xiaomeige on 2020-2-17 20:37[/i]This article was written by FPGA enthusiast Xiao Meige. Without the author's permission, this article is only allowed to be copied and...
小梅哥 FPGA/CPLD
Especially suitable for automotive LED lamp driver IC solutions, stable, reliable and high-efficiency DC/DC step-down constant current driver chip
[align=left][font=宋体]Particularly suitable for vehicle-mounted[/font]LED[font=宋体]lamp driver[/font][font=Calibri]IC[/font][font=宋体]solutions, stable, reliable and efficient[/font][/align][align=left][...
liubang6666 Energy Infrastructure?
The regulatory level of value-added telecommunications industry needs to be improved urgently
The regulatory level of value-added telecommunications industry needs to be improved urgently 2006-7-18  Since the country opened five value-added telecommunications services such as telephone informa...
hkn RF/Wirelessly
STM32 ADC1 and ADC2 acquisition issues
I tried the ADC1 and ADC2 of STM32, and the problems that occurred during debugging puzzled me: [b](1)[/b] Only ADC1 of STM32 was used to collect signals, with PA.0 as its analog input channel; ADC1 w...
qiwan stm32/stm8
I have a problem emulating the JTAG port of MSP430 using IAR. Please give me some advice.
I am using Lidar's MSP430F2274 development board, which has a JTAG port emulation. Then I bought a parallel port card and plugged it in. The power light will turn on, but I can't emulate and debug. I ...
562416191 Microcontroller MCU
Please help God!
I drew an optocoupler. Although it's a little ugly, the pins should be fine. Why can't I connect the line after importing it into PCB?...
warchiefl PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2026  736  840  1686  1727  41  15  17  34  35 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号