71V2556SA166BGI8 datasheet, PDF

Datasheet> All Categories > storage> storage> 71V2556SA166BGI8

71V2556SA166BGI8: DescriptionZBT SRAM, 128KX36, 3.5ns, CMOS, PBGA119, BGA-119; Categorystorage storage; File Size344KB，23 Pages; ManufacturerIDT (Integrated Device Technology)

Download Datasheet Parametric View All

71V2556SA166BGI8 Overview

ZBT SRAM, 128KX36, 3.5ns, CMOS, PBGA119, BGA-119

71V2556SA166BGI8 Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	IDT (Integrated Device Technology)
Parts packaging code	BGA
package instruction	BGA, BGA119,7X17,50
Contacts	119
Reach Compliance Code	not_compliant
ECCN code	3A991.B.2.A
Maximum access time	3.5 ns
Other features	PIPELINED ARCHITECTURE
Maximum clock frequency (fCLK)	166 MHz
I/O type	COMMON
JESD-30 code	R-PBGA-B119
JESD-609 code	e0
length	22 mm
memory density	4718592 bit
Memory IC Type	ZBT SRAM
memory width	36
Humidity sensitivity level	3
Number of functions	1
Number of terminals	119
word count	131072 words
character code	128000
Operating mode	SYNCHRONOUS
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
organize	128KX36
Output characteristics	3-STATE
Package body material	PLASTIC/EPOXY
encapsulated code	BGA
Encapsulate equivalent code	BGA119,7X17,50
Package shape	RECTANGULAR
Package form	GRID ARRAY
Parallel/Serial	PARALLEL
Peak Reflow Temperature (Celsius)	225
power supply	2.5,3.3 V
Certification status	Not Qualified
Maximum seat height	2.36 mm
Maximum standby current	0.045 A
Minimum standby current	3.14 V
Maximum slew rate	0.36 mA
Maximum supply voltage (Vsup)	3.465 V
Minimum supply voltage (Vsup)	3.135 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	Tin/Lead (Sn63Pb37)
Terminal form	BALL
Terminal pitch	1.27 mm
Terminal location	BOTTOM
Maximum time at peak reflow temperature	20
width	14 mm
Base Number Matches	1

Preview

Download Datasheet

View All

128K x 36

3.3V Synchronous ZBT™ SRAMs

2.5V I/O, Burst Counter

Pipelined Outputs

◆

IDT71V2556S/XS

IDT71V2556SA/XSA

Features

128K x 36 memory configurations

Supports high performance system speed - 166 MHz

(3.5 ns Clock-to-Data Access)

ZBT

Feature - No dead cycles between write and read

cycles

Internally synchronized output buffer enable eliminates the

need to control

Single R/W (READ/WRITE) control pin

Positive clock-edge triggered address, data, and control

signal registers for fully pipelined applications

4-word burst capability (interleaved or linear)

Individual byte write (BW

) control (May tie active)

Three chip enables for simple depth expansion

3.3V power supply (±5%), 2.5V I/O Supply (V

DDQ)

Optional - Boundary Scan JTAG Interface (IEEE 1149.1

complaint)

Packaged in a JEDEC standard 100-pin plastic thin quad

flatpack (TQFP) and 119 ball grid array (BGA)

The IDT71V2556 is a 3.3V high-speed 4,718,592-bit (4.5 Megabit)

synchronous SRAM. It is designed to eliminate dead bus cycles when

turning the bus around between reads and writes, or writes and reads.

Thus, they have been given the name ZBT

, or Zero Bus Turnaround.

Description

Address and control signals are applied to the SRAM during one clock

cycle, and two cycles later the associated data cycle occurs, be it read

or write.

The IDT71V2556 contains data I/O, address and control signal

registers. Output enable is the only asynchronous signal and can be used

to disable the outputs at any given time.

A Clock Enable (CEN) pin allows operation of the IDT71V2556 to be

suspended as long as necessary. All synchronous inputs are ignored

when (CEN) is high and the internal device registers will hold their previous

values.

There are three chip enable pins (CE

, CE

) that allow the user

to deselect the device when desired. If any one of these three are not

asserted when ADV/LD is low, no new memory operation can be initiated.

However, any pending data transfers (reads or writes) will be completed.

The data bus will tri-state two cycles after chip is deselected or a write is

initiated.

The IDT71V2556 has an on-chip burst counter. In the burst mode, the

IDT71V2556 can provide four cycles of data for a single address

presented to the SRAM. The order of the burst sequence is defined by the

LBO

input pin. The

LBO

pin selects between linear and interleaved burst

sequence. The ADV/LD signal is used to load a new external address

(ADV/LD = LOW) or increment the internal burst counter (ADV/LD =

HIGH).

The IDT71V2556 SRAMs utilize IDT's latest high-performance CMOS

process and are packaged in a JEDEC standard 14mm x 20mm 100-pin

thin plastic quad flatpack (TQFP) as well as a 119 ball grid array (BGA).

Pin Description Summary

-A

, CE

CEN

CLK

ADV/

LBO

TMS

TDI

TCK

TDO

TRST

I/O

-I/O

, I/O

-I/O

, V

DDQ

Ad d re ss Inp uts

Chip Enab le s

Outp ut Enab le

Re ad /Write Sig nal

Clo ck Enab le

Ind ivid ual Byte Write Se le cts

Clo ck

Ad vance b urst ad d re ss / Lo ad ne w ad d re ss

Line ar / Inte rle ave d Burst Ord e r

Te st Mo d e Se le ct

Te st Data Inp ut

Te st Clo ck

Te st Data Outp ut

JTAG Re se t (Op tio nal)

S le e p Mo d e

Data Inp ut / Outp ut

Co re Po we r, I/O Po we r

Gro und

Inp ut

Outp ut

Inp ut

I/O

Sup p ly

Synchro no us

Asynchro no us

Synchro no us

N/A

Synchro no us

Static

Synchro no us

N/A

Synchro no us

Asynchro no us

Synchro no us

Static

4875 tb l 01

Integrated Device Technology, Inc.

APRIL 2011

DSC-4875/12

Recommended Resources

Pascal driver small subwoofer

Single-channel flashing light string circuit (3)

CB3463 combined semi-automatic turret lathe electrical schematic circuit 05

AH800 control application circuit diagram a

Walkman fast charger

1Hz～1MHz multivibrator circuit

How to deal with the 2440 external interrupt pin when it is not in use?: I brought out the interrupt pin on the board but I don't need it now. I want to fix it. From: EEWORLD cooperation group 63762526, group owner: wangkj...; WLJP PCB Design

keil for arm, the value saved in the address is correct, but the monitored variable value is incorrect?: I'm asking about stm32 programming. When calculating and assigning values to the local variable u32 in a function, the result in the register is correct in the assembly, and the value assigned to the ...; lzfmars stm32/stm8

【WIO Link Review】—by dql2016: [size=4][url=home.php?mod=space&uid=676625]@dql2016[/url] [/size][size=4] [/size][url=https://bbs.eeworld.com.cn/forum.php?mod=viewthread&tid=567688&highlight=wio%2Blink][size=4]【WIO Link Review】Unbox...; okhxyyo RF/Wirelessly

EEWORLD University Hall----Live Replay: Microchip Security Series 13 - Anti-counterfeiting Protection for Disposable Products: Live Replay: Microchip Security Series 13 - Anti-Counterfeiting Protection for Disposable Products : https://training.eeworld.com.cn/course/6094...; hi5 Integrated technical exchanges

mpu9250 data reading: How to use PC to debug mpu9250 serial port? It is not convenient to debug with single chip microcomputer. Has anyone used it? Please share your experience and attach the document....; lehuijie Test/Measurement

How long does it take for Zigbee to connect to the Internet?: Does anyone know how long it takes for a terminal to connect to the network or join the network when it wakes up from PM2 sleep mode in Zigbee protocol? I found that Bluetooth is 2~3ms on the Internet...; WinterL RF/Wirelessly

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components