74LVX161284MEA datasheet, PDF - EEWORLD Datasheet

74LVX161284MEA: Description17 LINE TRANSCEIVER, PDSO48, 0.300 INCH, SHRINK, PLASTIC , SOP-48; CategoryAnalog mixed-signal IC Drivers and interfaces; File Size411KB，8 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/

Stay tuned Parametric

74LVX161284MEA Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	74LVX161284MEA	-	-	View	Buy Now

17 LINE TRANSCEIVER, PDSO48, 0.300 INCH, SHRINK, PLASTIC , SOP-48

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Texas Instruments
package instruction	SOP,
Reach Compliance Code	unknown
ECCN code	EAR99
Differential output	NO
Number of drives	17
Input properties	SCHMITT TRIGGER
Interface integrated circuit type	LINE TRANSCEIVER
Interface standards	IEEE 1284
JESD-30 code	R-PDSO-G48
JESD-609 code	e0
length	15.875 mm
Number of functions	17
Number of terminals	48
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Package body material	PLASTIC/EPOXY
encapsulated code	SOP
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, SHRINK PITCH
Certification status	Not Qualified
Maximum receive delay	44 ns
Number of receiver bits	17
Maximum seat height	2.74 mm
Maximum supply voltage	3.6 V
Minimum supply voltage	3 V
Nominal supply voltage	3.3 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	GULL WING
Terminal pitch	0.63 mm
Terminal location	DUAL
maximum transmission delay	44 ns
width	7.495 mm
Base Number Matches	1

Why can't the FIR IP core of Altera be simulated? [Update 1]: I added a FIR ip core, but the modelsim simulation always outputs 0. The parameter settings are as follows The call is as follows fir50order myFIR( .clk(clk), .reset_n(rst_n), .ast_sink_valid(1'b1), ....; astwyg FPGA/CPLD

So frustrating... My 96 is locked. How can I unlock it?: LM3S9B96 is locked! According to LM Flash Programmer, select LM3S9B96 in the Quick Set column of the Configuration option page, then select "Fury and DustDevil Classes" in the Debug Port Unlock box of...; cdlyz90 Microcontroller MCU

EEWORLD University ---- TI 2014 MCU Design Seminar: NFC Demonstration and Q&A: TI 2014 MCU Design Seminar: NFC Demonstration and QA : https://training.eeworld.com.cn/course/170...; dongcuipin Talking

IC card reading and writing: The appendix details the application of ARM embedded...; bilangyingsha7 MCU

Recommended sequence of solutions to keep the power/load circuit combination stable: Please follow the recommended sequence of steps below to resolve power / load circuit stability issues: 1. Remove as many capacitors as possible from the test fixture and across the DUT . 2. Use Teflo...; Jack_ma Test/Measurement

Myself in ten years: Ten years, anything can happen in ten years. Ten years, who will you be in ten years? Ten years, who do you hope to be in ten years?...; 雨后的梧桐 Talking

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components