531WA291M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531WA291M000DGR

531WA291M000DGR: DescriptionCMOS/TTL Output Clock Oscillator, 291MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531WA291M000DGR Overview

CMOS/TTL Output Clock Oscillator, 291MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531WA291M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	291 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	1.89 V
Minimum supply voltage	1.71 V
Nominal supply voltage	1.8 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Automatic control circuit of water supply system_2

barcode reading circuit

Rod-shaped object circumference measuring circuit

The most practical basic diagram circuit 03 - output adjustable voltage stabilizing circuit

Pipe wire automatic feeding and weighing circuit

Vegetable orchard anti-theft alarm

Have you used an adapter card? The characters input in the hyperterminal are messy when using PCMCIA to serial port: I am using a PCMCIA to Serial port card from Huasu. XP comes with a built-in HyperTerminal to connect to mini2440. Baud rate: 115200 Data bits: 8 Parity: None Stop bits: 1 Data flow control: None In t...; LXD13204234670 Embedded System

About Constraint Statements in ISE: Today I saw an example in which the following statements (* KEEP = "TRUE" *) were used. It seems to be used to prevent the wire type from being synthesized? ? (* INIT = "0" *), to initialize a registe...; 超自然 FPGA/CPLD

Shao Beibei translated the embedded real-time operating system uCOS-II version 2 large size: My file is relatively large...; llpanda Real-time operating system RTOS

【Advertisement Post】Espier2.00 Development Board is Available: [size=5][backcolor=yellow]A friend asked me to advertise here. If you don't like it, just ignore it! [/backcolor][/size][b][u][size=4][color=#0000ff]Espier 2.00 has been on sale for 1 week, and we hav...; kdy Buy&Sell

Design of simple frequency source based on single chip microcomputer and DDS: Abstract: In order to improve the performance indicators of the frequency source, AD9857 and AT89C51 are combined to design a simple frequency source. The output waveform amplitude and frequency are c...; JasonYoo MCU

Why single chip microcomputer can be widely used: (1) When did the 51 single-chip microcomputer enter the market? Answer: The 51 single-chip microcomputer was developed in the 1970s and widely used in the 1980s. (2) Were there other competing product...; hodenshi 51mcu

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components