EEWORLDEEWORLDEEWORLD

Part Number

Search

5962R9658101VXC

Description
R-S Latch, ACT Series, 4-Func, Low Level Triggered, 2-Bit, True Output, CMOS, CDFP16, BOTTOM BRAZED, CERAMIC, DFP-16
Categorylogic    logic   
File Size229KB,9 Pages
ManufacturerCobham Semiconductor Solutions
Download Datasheet Parametric Compare View All

5962R9658101VXC Overview

R-S Latch, ACT Series, 4-Func, Low Level Triggered, 2-Bit, True Output, CMOS, CDFP16, BOTTOM BRAZED, CERAMIC, DFP-16

5962R9658101VXC Parametric

Parameter NameAttribute value
MakerCobham Semiconductor Solutions
Parts packaging codeDFP
package instructionDFP,
Contacts16
Reach Compliance Codeunknown
Other featuresWITH DUAL S INPUT FOR TWO FUNCTIONS
seriesACT
JESD-30 codeR-CDFP-F16
JESD-609 codee4
Logic integrated circuit typeR-S LATCH
Number of digits2
Number of functions4
Number of terminals16
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Output polarityTRUE
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeDFP
Package shapeRECTANGULAR
Package formFLATPACK
propagation delay (tpd)18 ns
Certification statusNot Qualified
Filter levelMIL-PRF-38535 Class V
Maximum seat height2.921 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelMILITARY
Terminal surfaceGOLD
Terminal formFLAT
Terminal pitch1.27 mm
Terminal locationDUAL
total dose100k Rad(Si) V
Trigger typeLOW LEVEL
width6.731 mm
Base Number Matches1
Standard Products
UT54ACS279/UT54ACTS279
Quadruple S-R Latches
Datasheet
November 2010
www.aeroflex.com/logic
FEATURES
1.2μ
CMOS
- Latchup immune
High speed
Low power consumption
Single 5 volt supply
Available QML Q or V processes
Flexible package
- 16-pin DIP
- 16-lead flatpack
UT54ACS279- SMD 5962-96580
UT54ACTS279 - SMD 5962-96581
DESCRIPTION
The UT54ACS279 and the UT54ACTS279 contain four basic
S-R flip-flop latches. Under conventional operation, the S-R
inputs are normally held high. When the S input is pulsed low,
the Q output will be set high. When R is pulsed low, the Q output
will be reset low. If the S-R inputs are taken low simultaneously,
the Q output is unpredictable.
The devices are characterized over full military temperature
range of -55°C to +125°C.
FUNCTION TABLE
INPUTS
S
H
L
H
L
R
H
H
L
L
OUTPUT
Q
Q
0
H
L
H
1
PINOUTS
16-Pin DIP
Top View
1R
1S1
1S2
1Q
2R
2S
2Q
V
SS
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
V
DD
4S
4R
4Q
3S2
3S1
3R
3Q
16-Lead Flatpack
Top View
1R
1S1
1S2
1Q
2R
2S
2Q
V
SS
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
V
DD
4S
4R
4Q
3S2
3S1
3R
3Q
LOGIC SYMBOL
(1)
1R
(2)
1S1
(3)
1S2
(5)
2R
(6)
2S
(10)
3R
(11)
3S1
(12)
3S2
(14)
4R
(15)
4S
Note:
1. This configuration is nonstable. It may not persist when the S and R inputs
return to their inactive (high) level.
R
S1
S1
R
S2
R
S3
S3
R
S4
(4)
1Q
(7)
2Q
LOGIC DIAGRAM
(LATCHES 1 & 3)
R
R
(LATCHES 2 & 4)
(9)
3Q
(13)
4Q
Note:
1. Logic symbol in accordance with ANSI/IEEE standard 91-1984 and IEC
Publication 617-12.
S1
S2
Q
S
Q
1

5962R9658101VXC Related Products

5962R9658101VXC 5962G9658001VXA 5962G9658101VCC 5962F9658001QXA 5962R9658101QXC
Description R-S Latch, ACT Series, 4-Func, Low Level Triggered, 2-Bit, True Output, CMOS, CDFP16, BOTTOM BRAZED, CERAMIC, DFP-16 R-S Latch, AC Series, 4-Func, Low Level Triggered, 2-Bit, True Output, CMOS, CDFP16, BOTTOM BRAZED, CERAMIC, DFP-16 R-S Latch, ACT Series, 4-Func, Low Level Triggered, 2-Bit, True Output, CMOS, CDIP16, SIDE BRAZED, CERAMIC, DIP-16 R-S Latch, AC Series, 4-Func, Low Level Triggered, 2-Bit, True Output, CMOS, CDFP16, BOTTOM BRAZED, CERAMIC, DFP-16 R-S Latch, ACT Series, 4-Func, Low Level Triggered, 2-Bit, True Output, CMOS, CDFP16, BOTTOM BRAZED, CERAMIC, DFP-16
Maker Cobham Semiconductor Solutions Cobham Semiconductor Solutions Cobham Semiconductor Solutions Cobham Semiconductor Solutions Cobham Semiconductor Solutions
Parts packaging code DFP DFP DIP DFP DFP
package instruction DFP, DFP, DIP, DFP, DFP,
Contacts 16 16 16 16 16
Reach Compliance Code unknown unknown unknown unknown unknown
series ACT AC ACT AC ACT
JESD-30 code R-CDFP-F16 R-CDFP-F16 R-CDIP-T16 R-CDFP-F16 R-CDFP-F16
Logic integrated circuit type R-S LATCH R-S LATCH R-S LATCH R-S LATCH R-S LATCH
Number of digits 2 2 2 2 2
Number of functions 4 4 4 4 4
Number of terminals 16 16 16 16 16
Maximum operating temperature 125 °C 125 °C 125 °C 125 °C 125 °C
Minimum operating temperature -55 °C -55 °C -55 °C -55 °C -55 °C
Output polarity TRUE TRUE TRUE TRUE TRUE
Package body material CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED
encapsulated code DFP DFP DIP DFP DFP
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package form FLATPACK FLATPACK IN-LINE FLATPACK FLATPACK
propagation delay (tpd) 18 ns 18 ns 18 ns 18 ns 18 ns
Certification status Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
Filter level MIL-PRF-38535 Class V MIL-PRF-38535 Class V MIL-PRF-38535 Class V MIL-PRF-38535 Class Q MIL-PRF-38535 Class Q
Maximum seat height 2.921 mm 2.921 mm 5.08 mm 2.921 mm 2.921 mm
Maximum supply voltage (Vsup) 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V
Minimum supply voltage (Vsup) 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V
Nominal supply voltage (Vsup) 5 V 5 V 5 V 5 V 5 V
surface mount YES YES NO YES YES
technology CMOS CMOS CMOS CMOS CMOS
Temperature level MILITARY MILITARY MILITARY MILITARY MILITARY
Terminal form FLAT FLAT THROUGH-HOLE FLAT FLAT
Terminal pitch 1.27 mm 1.27 mm 2.54 mm 1.27 mm 1.27 mm
Terminal location DUAL DUAL DUAL DUAL DUAL
total dose 100k Rad(Si) V 500k Rad(Si) V 500k Rad(Si) V 300k Rad(Si) V 100k Rad(Si) V
Trigger type LOW LEVEL LOW LEVEL LOW LEVEL LOW LEVEL LOW LEVEL
width 6.731 mm 6.731 mm 7.62 mm 6.731 mm 6.731 mm
Base Number Matches 1 1 1 1 1
JESD-609 code e4 - e4 - e4
Terminal surface GOLD - GOLD - GOLD
Let’s discuss how to correctly test the ripple of a power supply?
[size=3] The power ripple index of the DC/DC module is a very important parameter. A clean power supply is a prerequisite for the stable operation of digital circuits and an important guarantee for th...
qwqwqw2088 Analogue and Mixed Signal
[RVB2601 creative application development] SVM40 UART communication implementation
The CDK platform of RVB2601 provides some development demo projects. Some of the projects corresponding to the serial port are only projects for serial port printing. Considering that we do not want t...
打破传统 XuanTie RISC-V Activity Zone
EEWORLD University ----TI Precision Laboratory - Isolation
TI Precision Labs - Isolation : https://training.eeworld.com.cn/course/4869...
hi5 Analog electronics
Fighting back against India? It is said that Huawei will lay off 70% of its employees in India...
According to foreign media reports, multiple people familiar with the matter said that Huawei has lowered its 2020 revenue target in India by as much as 50% and plans to lay off 60% to 70% of its empl...
eric_wang Domestic Chip Exchange
How to set rules in AD so that the bottom-layer SMD components will not report errors after the top-layer direct plug-in.
How to set rules in AD so that the bottom-layer SMD components will not report errors after the top-layer SMD components are directly plugged in. For example, the SMD capacitors placed at the bottom-l...
hgc1145 PCB Design
LM3S811 learning experience 4--GPIO input program flow
Program flow for GPIO input:1) Clock initialization (set LDO output voltage, set system clock; 2) Enable the corresponding peripherals (GPIO); 3) Set the input and output type of each bit of the GPIO ...
qwertyuiop11111 Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2540  2033  393  2416  589  52  41  8  49  12 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号