EEWORLDEEWORLDEEWORLD

Part Number

Search

PS7112-1A_01

Description
6 PIN DIP SOLID STATE RELAY
File Size50KB,6 Pages
ManufacturerNEC ( Renesas )
Websitehttps://www2.renesas.cn/zh-cn/
Download Datasheet Compare View All

PS7112-1A_01 Overview

6 PIN DIP SOLID STATE RELAY

6 PIN DIP SOLID STATE RELAY
PS7112-1A
PS7112L-1A
FEATURES
• DESIGNED FOR AC/DC SWITCHING APPLICATIONS
• IDEAL FOR ANALOG SIGNAL CONTROL
APPLICATIONS
• LOW LED OPERATING CURRENT:
I
F
= 2 mA
• LOW OFFSET VOLTAGE
• SMALL PACKAGE:
6 Pin DIP
DESCRIPTION
PS7112-1A and PS7112L-1A are solid state relays containing
a GaAs LED on the light emitting side (input side) and MOSFETs
on the output side.
APPLICATIONS
• VOICE TELEPHONY
• AUDIO EQUIPMENT
• AUDIO INSTRUMENTATION
ELECTRICAL CHARACTERISTICS
(T
A
= 25
°C)
PART NUMBER
SYMBOLS
PARAMETERS
Forward Voltage, I
F
= 10 mA
Reverse Current, V
R
= 5 V
Off-State Leakage Current, V
D
= 100 V
Output Capacitance, V
D
= 0 V, f = 1 MHz
LED On-state Current, I
L
= 200 mA
On-State Resistance, I
F
= 10 mA, I
L
= 10 mA
I
F
= 10 mA, I
L
= 200 mA, t
10 ms
Turn-on Time
I
F
= 10 mA, V
O
= 5 V, PW
10 ms
Turn-off Time
I
F
= 10 mA, V
O
= 5 V, PW
10 ms
Isolation Resistance, V
I-O
= 1.0 kV
DC
Isolation Capacitance, V = 0 V, f = 1 MHz
mA
ms
ms
pF
10
9
1.1
3.0
0.1
0.03
UNITS
V
µA
µA
0.03
57
2.0
6.0
0.4
0.2
MIN
PS7112-1A, PS7112L-1A
TYP
1.2
MAX
1.4
5.0
1
MOSFET Diode
V
F
I
R
I
LOFF
C
OUT
I
Fon
R
ON1
R
ON2
Coupled
t
ON
t
OFF
R
I-O
C
I-O
Note:
1. Test Circuit for Switching Time:
I
F
PulseInput
V
L
Input
50%
0
PS7112-1A, PS7112L-1A
6
5
4
V
C
= 5 V
Input monitor
R
in
R
L
V
O
monitor
Output
90%
10%
t
ON
t
OFF
1
2
3
California Eastern Laboratories

PS7112-1A_01 Related Products

PS7112-1A_01 PS7112-1A PS7112L-1A PS7112L-1A-E3 PS7112L-1A-E4
Description 6 PIN DIP SOLID STATE RELAY 6 PIN DIP SOLID STATE RELAY 6 PIN DIP SOLID STATE RELAY 6 PIN DIP SOLID STATE RELAY 6 PIN DIP SOLID STATE RELAY
Computer Organization and Design: Hardware-Software Interface (RISC-V Edition)
This book, co-authored by 2017 Turing Award winners Patterson and Hennessy, is a classic book in the field of computer architecture, emphasizing hardware-software co-design and its impact on performan...
arui1999 Download Centre
HMI Special Topic 7 Sitara, the best HMI body
As mentioned above, HMI equipment includes hardware and software. Software is configuration software, and we also introduced the configuration software in Lecture 5. As for hardware, we raised two que...
蓝色心情 DSP and ARM Processors
Is there any expert who can help solve this?
Is there any great help?...
YTSK FPGA/CPLD
Linux kernel coding style
Linux Kernel Coding StyleThis is a short document describing the preferred coding style for the Linux kernel. Coding style is a very personal thing, and I don't want to impose my views on anyone, but ...
楞伽山人 Linux and Android
Please tell me how the following two circuit diagrams work
[i=s] This post was last edited by 空恋lz on 2019-3-14 21:10 [/i] How does Figure 1 convert the pwm signal into a voltage signal? What is the calculation process of Figure 2? How does voltage convert to...
空恋lz Analog electronics
I have a question, thank you for your help.
Our teacher sent me a core chip model EPM570T144C5, which is a cpld. When I customize LPM_ROM in quartus, it always fails, and it prompts that MAX II does not support this function. May I ask if this ...
江汉大学南瓜 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1043  1187  334  1123  1070  21  24  7  23  22 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号