EEWORLDEEWORLDEEWORLD

Part Number

Search

530WC101M000DGR

Description
CMOS/TTL Output Clock Oscillator, 101MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

530WC101M000DGR Overview

CMOS/TTL Output Clock Oscillator, 101MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530WC101M000DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability7%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency101 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS/TTL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage1.89 V
Minimum supply voltage1.71 V
Nominal supply voltage1.8 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
TM4C123GXL remote code update implementation?
It is divided into two parts: 1. The resident program (including main) needs to realize the serial communication function, that is, wait for the PC to send the binary file bin of the user program (inc...
huye566 Microcontroller MCU
Test the blinky program of RL78G14 in CubeSuite+
[align=left]Environment Description: CubeSuite+ [/align][align=left]Hardware: RPB RL78G14 [/align][align=left] [/align][align=left] [/align][align=left] [/align][align=left]Purpose of the experiment: ...
蓝雨夜 Renesas Electronics MCUs
How to view the state machine?
I am new to Verilog. Can you please tell me what tool I can use to view the state machine flow chart I wrote? (For Xilinx chips)...
xiaoxin1 FPGA/CPLD
Recruiting BLE software development engineers (with favorable treatment)
[i=s]This post was last edited by Lazy Cat Love Flying on 2019-4-3 11:08[/i] Statement: I am recruiting for a friend: Due to the expansion of the company's business, we are now recruiting several BLE ...
懒猫爱飞 Talking about work
PB4.2 reports a strange error when compiling (fatutil.exp: error LNK2001:), but it works fine when I change the machine
fatutil.exp : error LNK2001: unresolved external symbol DefragVolume fatutil.exp : error LNK2001: unresolved external symbol DefragVolumeEx fatutil.exp : error LNK2001: unresolved external symbol Defr...
stephen100 Embedded System
About the pedometer of gy271 microcontroller
I really want to know how to read the angle of the gy271 angle sensor. I am just missing this critical step. Please give me some advice. QQ1009122318...
strive5858 51mcu

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2268  1149  224  1914  345  46  24  5  39  7 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号