531NC388M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531NC388M000DGR

531NC388M000DGR: DescriptionLVDS Output Clock Oscillator, 388MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531NC388M000DGR Overview

LVDS Output Clock Oscillator, 388MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531NC388M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	388 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Make a flashing light with the old KD-9300

Trickle charging current control circuit

11 types of multivibrator circuit diagrams composed of 555 circuit diagrams

Inductive automatic switch circuit

Inductive proximity switch circuit with regulated oscillator

VGA V-1415 type SVGA multi-frequency color display power supply circuit diagram

Regarding the speed of microcontroller reading data from FPGA: [i=s]This post was last edited by paulhyde on 2014-9-15 09:10[/i]Hello everyone, I am using FPGA dual-port RAM as the external memory of MCU. Is the speed of MCU reading data from FPGA the same as the...; 水木秋寒 Electronics Design Contest

Discussion on Broadband Access Authentication Platform: [i=s]This post was last edited by jameswangsynnex on 2015-3-3 19:59[/i] Discussion on Broadband Access Authentication Platform...; JasonYoo Mobile and portable

A small program, please help me: I want to realize the function that when I press the P1.3 button on the launchpad, the P1.0 light will turn on. The following is the program code: #includeint main(void) { WDTCTL = WDTPW + WDTHOLD; P1...; WPD Microcontroller MCU

How to deal with idle pins in CMOS circuits: [align=left][color=rgb(34, 34, 34)][font="]Since CMOS circuits have extremely high input impedance, they are very likely to sense interference voltages and cause logical confusion or even damage. Ther...; tiankai001 Integrated technical exchanges

u-boot encryption: Hey guys, please help me! The problem is this: our company has a mature embedded product, Linux, arm9, u-boot. The boss now wants to add an at88sc0104 chip to the board. The effect is that when starti...; dquansheng Embedded System

Adaptability of power supply equipment: There should be an appropriate connection between the power supply and the power-consuming equipment. For example, direct connection via wires; on-off operation via switches; access to a voltage-stabi...; zbz0529 Power technology

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components