5962-9851001QZX datasheet, PDF

Datasheet> All Categories > Programmable logic devices> Programmable logic> 5962-9851001QZX

5962-9851001QZX: DescriptionField Programmable Gate Array, 1296 CLBs, 22000 Gates, 166MHz, CMOS, CQFP228, CERAMIC, QFP-228; CategoryProgrammable logic devices Programmable logic; File Size170KB，22 Pages; ManufacturerXILINX; Websitehttps://www.xilinx.com/

Download Datasheet Parametric View All

5962-9851001QZX Overview

Field Programmable Gate Array, 1296 CLBs, 22000 Gates, 166MHz, CMOS, CQFP228, CERAMIC, QFP-228

5962-9851001QZX Parametric

Parameter Name	Attribute value
Objectid	2081048605
Parts packaging code	QFP
package instruction	GQFF,
Contacts	228
Reach Compliance Code	unknown
ECCN code	3A001.A.2.C
Other features	MAXIMUM USABLE GATES 65000
maximum clock frequency	166 MHz
Combined latency of CLB-Max	1.6 ns
JESD-30 code	S-CQFP-F228
length	39.37 mm
Configurable number of logic blocks	1296
Equivalent number of gates	22000
Number of terminals	228
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
organize	1296 CLBS, 22000 GATES
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	GQFF
Package shape	SQUARE
Package form	FLATPACK, GUARD RING
Programmable logic type	FIELD PROGRAMMABLE GATE ARRAY
Certification status	Not Qualified
Filter level	MIL-PRF-38535 Class Q
Maximum seat height	3.302 mm
Maximum supply voltage	3.6 V
Minimum supply voltage	3 V
Nominal supply voltage	3.3 V
surface mount	YES
technology	CMOS
Temperature level	MILITARY
Terminal form	FLAT
Terminal pitch	0.635 mm
Terminal location	QUAD
width	39.37 mm

Preview

Download Datasheet

View All

QPRO XQ4000XL Series QML

High-Reliability FPGAs

DS029 (v1.3) June 25, 2000

Product Specification

•

Development system runs on most common computer

platforms

- Interfaces to popular design environments

- Fully automatic mapping, placement and routing

- Interactive design editor for design optimization

Highest capacity—over 180,000 usable gates

Additional routing over XQ4000E

- Almost twice the routing capacity for high-density

designs

Buffered Interconnect for maximum speed

New latch capability in configurable logic blocks

Improved VersaRing™ I/O interconnect for better Fixed

pinout flexibility

- Virtually unlimited number of clock signals

Optional multiplexer or 2-input function generator on

device outputs

5V tolerant I/Os

0.35

µm

SRAM process

XQ4000X Series Features

•

Certified to MIL-PRF-38535 Appendix A QML

(Qualified Manufacturer Listing)

Ceramic and plastic packages

Also available under the following standard microcircuit

drawings (SMD)

- XQ4013XL 5962-98513

- XQ4036XL 5962-98510

- XQ4062XL 5962-98511

- XQ4085XL 5962-99575

For more information contact the Defense Supply

Center Columbus (DSCC)

http://www.dscc.dla.mis/v/va/smd/smdsrch.html

Available in -3 speed

System featured Field-Programmable Gate Arrays

- SelectRAM™ memory: on-chip ultra-fast RAM with

synchronous write option

dual-port RAM option

- Abundant flip-flops

- Flexible function generators

- Dedicated high-speed carry logic

- Wide edge decoders on each edge

- Hierarchy of interconnect lines

- Internal 3-state bus capability

- Eight global low-skew clock or signal distribution

networks

•

Introduction

The QPRO™ XQ4000XL Series high-performance,

high-capacity Field Programmable Gate Arrays (FPGAs)

provide the benefits of custom CMOS VLSI, while avoiding

the initial cost, long development cycle, and inherent risk of

a conventional masked gate array.

The result of thirteen years of FPGA design experience and

feedback from thousands of customers, these FPGAs com-

bine architectural versatility, on-chip Select-RAM memory

with edge-triggered and dual-port modes, increased speed,

abundant routing resources, and new, sophisticated

soft-ware to achieve fully automated implementation of

complex, high-density, high-performance designs.

Refer to the complete Commercial XC4000XL Series Field

Programmable Gate Arrays Data Sheet for more informa-

tion on device architecture and timing, and the latest Xilinx

databook for package pinouts other than the CB228

(included in this data sheet). (Pinouts for XQ4000XL device

are identical to XC4000XL.)

•

System performance beyond 50 MHz

Flexible array architecture

Low power segmented routing architecture

Systems-oriented features

- IEEE 1149.1-compatible boundary scan logic

support

•

- Individually programmable output slew rate

- Programmable input pull-up or pull-down resistors

- 12 mA sink current per XQ4000XL output

Configured by loading binary file

- Unlimited reprogrammability

Readback capability

- Program verification

- Internal node observability

http://www.xilinx.com/legal.htm.

All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.

DS029 (v1.3) June 25, 2000

Product Specification

www.xilinx.com

1-800-255-7778

Recommended Resources

Heyun M100 integrated tube power amplifier

Using a constant current source to complete the level shift circuit diagram

AM walkie-talkie transmitter circuit

Interface circuit between ICL7109 and microcontroller

Timer circuit diagram that resets when power is turned on

845E computer motherboard circuit diagram_58

Which expert can provide the typical peripheral circuit of GR47 module?: Currently I have a GR47 module and nothing else... What I want to make is a module that can communicate with a computer via a serial port. Can anyone give me a typical peripheral circuit? I would be v...; yangjunweimail Embedded System

[Sipeed LicheeRV 86 Panel Review] 5-Porting Python3 to the Development Board: [i=s]This post was last edited by manhuami2007 on 2022-4-6 10:24[/i]LicheeRV 86 can be programmed using C and C++. Some codes are difficult to write, so I thought of porting Python to the board. After...; manhuami2007 Domestic Chip Exchange

GD32F103RC burning problem: When burning GD32F103RC, use J-Flash to burn. After burning once with GD32F103RC as the chip model, choose STM32F103RC for decryption, and then burn the program without encryption. After burning, it i...; nuinuli GD32 MCU

Show off VISHAY’s bag---very useful for traveling!: There are many little "babies" in the bag outside.I forgot to focus on the one below,...; dontium Analog electronics

How to get the IP address of a wireless AP after connecting to it via WiFi in Windows CE: { TCHAR *szWiFiCard = NULL;...; hjacky Embedded System

quartus cannot generate pof file: I just learned FPGA and I am not familiar with Quartus software. I used Quartus 10.1 and it compiled successfully. But I cannot generate pof file. Thank you!!!...; qiaohh FPGA/CPLD

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components