530RC520M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530RC520M000DG

530RC520M000DG: DescriptionLVPECL Output Clock Oscillator, 520MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530RC520M000DG Overview

LVPECL Output Clock Oscillator, 520MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530RC520M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	520 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

DC/DC converter LTC3441

Preamplifier with four inputs

Class S power amplifier 02

Timing switch circuit

Electric fan 0 to 24 hours digital display timer circuit

Constant current circuit diagram

What is the equivalent gate count of EP3C120F780? ?: EP3C120F780 is a relatively large FPGA in CYCLONE III. Its related introduction is as follows:780 pins, FBGA package, industrial temperature (-40 to 100 degrees), commercial temperature (0~85 degrees)...; eeleader FPGA/CPLD

Get -5v power: Use 7805 to get +5v power supply, and of course 7905 can be used to get -5v power supply. My idea is, can I use an op amp to invert the +5v output and use it as a -5v power supply output? I guess such...; zhouliyong11 Embedded System

Smart trash bin that can classify: I want to design a smart trash bin that can classify and identify recyclable and non-recyclable trash. Please try to see if it can be realized. If any expert has an idea, please leave a message. I wil...; 646322543 Creative Market

Attention: The body in your 30s has started to send out warning signs!: The university group has been very active these days, and the reason for the activity is not very optimistic: A university classmate suffered from sudden deafness and is waiting in line for hospitaliz...; soso Talking

Problems with asynchronous SRAM control code: // sram_test.v module sram_test(clk,reset,write,read,writeaddr,writedata,readaddr,readdata,sram_oe,sram_ce,sram_lb,sram_we,sram_addr,sram_data); input clk; input reset; input write; input [17: 0] writ...; eeleader-mcu FPGA/CPLD

Foreign object and friendly metal detection in radio systems: [font=宋体][size=10.5pt]The video introduces wireless power conversion, wireless charging alliance output system, and foreign object monitoring related technologies. [/size][/font] [media=x,500,375]http...; 德州仪器_视频 Analogue and Mixed Signal

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components