530MB1382M00BG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530MB1382M00BG

530MB1382M00BG: DescriptionLVPECL Output Clock Oscillator, 1382MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size268KB，15 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530MB1382M00BG Overview

LVPECL Output Clock Oscillator, 1382MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530MB1382M00BG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	1382 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.0 7/06

Si530/531

Recommended Resources

Low-frequency signal decomposition circuit using AD7520

Lighting bulb life extension device circuit

High efficiency Zhengxuan inverter circuit

Frequency Modulation (FM) Waveform Generator Circuit

820e computer motherboard circuit diagram_07

[Beginner's Note] Popular Science of MSP430 Integrated Development Environment: When we come into contact with a type of MCU, we are all concerned about the development environment required to develop the MCU.This question is often asked by netizens on the forum. In this post, I ...; wstt Microcontroller MCU

Why does blocking touch screen wakeup in WINCE5.0 have no effect?: In the touch driver, after applying for the system interrupt number, I call KernelIoControl(IOCTL_HAL_DISABLE_WAKE, &gIntrTouch, sizeof(gIntrTouch), NULL, 0, NULL); I want to block the touch screen wa...; marshaljeff Embedded System

Single chip microcomputer reads and writes multiple USB disk C program 2: /********* CH375 INT# pin is connected to 51 MCU INT0 pin, using interrupt mode *********//**************** CH375 interrupt service routine, using register group 1 *********************/void CH375Inte...; TSB61 MCU

MODBUS communication program between Siemens PLCs: It includes the communication setting commands between two PLCs, the master program, and the slave program. With a little modification, 1 to N data communication can be achieved, which can save time w...; data029@126.com Industrial Control Electronics

NAND FLASH Driver: In Windows CE 4.2, Nandflash driver is divided into two layers, FAL layer and FMD layer. The FAL layer is provided in the form of LIB file, and the FMD layer implements some interface functions, such ...; cdqd Embedded System

Win32[WCE ARMV4]Debug compiles successfully but Win32[WCE emulator]Debug fails: 我用EVC4.0+SP4和PPC2003SDK编译程序,在Win32[WCE ARMV4]Debug下能编译通过,而在Win32[WCE emulator]Debug下出现16个错误: Linking... PocketTalk2Me.obj : error LNK2019: unresolved external symbol "public: virtual __thiscall RTPSes...; yun ARM Technology

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components