72V245L15TFGI8 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > storage> storage> 72V245L15TFGI8

72V245L15TFGI8: DescriptionFIFO, 4KX18, 10ns, Synchronous, CMOS, PQFP64, GREEN, PLASTIC, STQFP-64; Categorystorage storage; File Size392KB，25 Pages; ManufacturerIDT (Integrated Device Technology); Environmental Compliance

Download Datasheet Parametric Compare View All

72V245L15TFGI8 Overview

FIFO, 4KX18, 10ns, Synchronous, CMOS, PQFP64, GREEN, PLASTIC, STQFP-64

72V245L15TFGI8 Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	IDT (Integrated Device Technology)
package instruction	LFQFP,
Reach Compliance Code	compliant
ECCN code	EAR99
Maximum access time	10 ns
period time	15 ns
JESD-30 code	S-PQFP-G64
length	10 mm
memory density	73728 bit
memory width	18
Number of functions	1
Number of terminals	64
word count	4096 words
character code	4000
Operating mode	SYNCHRONOUS
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
organize	4KX18
Exportable	YES
Package body material	PLASTIC/EPOXY
encapsulated code	LFQFP
Package shape	SQUARE
Package form	FLATPACK, LOW PROFILE, FINE PITCH
Parallel/Serial	PARALLEL
Peak Reflow Temperature (Celsius)	260
Maximum seat height	1.6 mm
Maximum supply voltage (Vsup)	3.6 V
Minimum supply voltage (Vsup)	3 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal form	GULL WING
Terminal pitch	0.5 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	30
width	10 mm
Base Number Matches	1

Preview

Download Datasheet

View All

3.3 VOLT CMOS SyncFIFO

256 x 18, 512 x 18, 1,024 x 18,

2,048 x 18, and 4,096 x 18

IDT72V205, IDT72V215,

IDT72V225, IDT72V235,

IDT72V245

FEATURES:

•

256 x 18-bit organization array (IDT72V205)

512 x 18-bit organization array (IDT72V215)

1,024 x 18-bit organization array (IDT72V225)

2,048 x 18-bit organization array (IDT72V235)

4,096 x 18-bit organization array (IDT72V245)

10 ns read/write cycle time

5V input tolerant

IDT Standard or First Word Fall Through timing

Single or double register-buffered Empty and Full flags

Easily expandable in depth and width

Asynchronous or coincident Read and Write Clocks

Asynchronous or synchronous programmable Almost-Empty

and Almost-Full flags with default settings

Half-Full flag capability

Output enable puts output data bus in high-impedance state

High-performance submicron CMOS technology

Available in a 64-lead thin quad flatpack (TQFP/STQFP)

•

Industrial temperature range (–40°C to +85°C) is available

Green parts available, see ordering information

DESCRIPTION:

The IDT72V205/72V215/72V225/72V235/72V245 are functionally com-

patible versions of the IDT72205LB/72215LB/72225LB/72235LB/72245LB,

designed to run off a 3.3V supply for exceptionally low power consumption.

These devices are very high-speed, low-power First-In, First-Out (FIFO)

memories with clocked read and write controls. These FIFOs are applicable

for a wide variety of data buffering needs, such as optical disk controllers, Local

Area Networks (LANs), and interprocessor communication.

These FIFOs have 18-bit input and output ports. The input port is controlled

by a free-running clock (WCLK), and an input enable pin (WEN). Data is read

into the synchronous FIFO on every clock when

WEN

is asserted. The output

port is controlled by another clock pin (RCLK) and another enable pin (REN).

The Read Clock(RCLK) can be tied to the Write Clock for single clock operation

or the two clocks can run asynchronous of one another for dual-clock operation.

An Output Enable pin (OE) is provided on the read port for three-state control

of the output.

FUNCTIONAL BLOCK DIAGRAM

WEN

WCLK

D0-D17

INPUT REGISTER

OFFSET REGISTER

FF/IR

PAF

EF/OR

PAE

HF/(WXO)

WRITE CONTROL

LOGIC

FLAG

LOGIC

RAM ARRAY

256 x 18, 512 x 18

1,024 x 18, 2,048 x 18

4,096 x 18

WRITE POINTER

WXI

(HF)/WXO

RXI

RXO

READ POINTER

READ CONTROL

LOGIC

EXPANSION LOGIC

OUTPUT REGISTER

RESET LOGIC

Q0-Q17

RCLK

REN

4294 drw 01

IDT, IDT logo are registered trademarks of Integrated Device Technology, Inc. SyncFIFO is a trademark of Integrated Device Technology, Inc.

COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES

MARCH 2013

DSC-4294/7

72V245L15TFGI8 Related Products

	72V245L15TFGI8	72V205L15TFGI	72V245L10TFG8	72V205L15TFGI8
Description	FIFO, 4KX18, 10ns, Synchronous, CMOS, PQFP64, GREEN, PLASTIC, STQFP-64	FIFO, 256X18, 10ns, Synchronous, CMOS, PQFP64, GREEN, PLASTIC, STQFP-64	FIFO, 4KX18, 6.5ns, Synchronous, CMOS, PQFP64	FIFO, 256X18, 10ns, Synchronous, CMOS, PQFP64, GREEN, PLASTIC, STQFP-64
Is it Rohs certified?	conform to	conform to	conform to	conform to
Maker	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)
package instruction	LFQFP,	LFQFP, QFP64,.47SQ,20	QFP, QFP64,.47SQ,20	LFQFP,
Reach Compliance Code	compliant	compliant	compliant	compliant
ECCN code	EAR99	EAR99	EAR99	EAR99
Maximum access time	10 ns	10 ns	6.5 ns	10 ns
period time	15 ns	15 ns	10 ns	15 ns
JESD-30 code	S-PQFP-G64	S-PQFP-G64	S-PQFP-G64	S-PQFP-G64
memory density	73728 bit	4608 bit	73728 bit	4608 bit
memory width	18	18	18	18
Number of functions	1	1	1	1
Number of terminals	64	64	64	64
word count	4096 words	256 words	4096 words	256 words
character code	4000	256	4000	256
Operating mode	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS
Maximum operating temperature	85 °C	85 °C	70 °C	85 °C
Minimum operating temperature	-40 °C	-40 °C	-	-40 °C
organize	4KX18	256X18	4KX18	256X18
Exportable	YES	YES	YES	YES
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	LFQFP	LFQFP	QFP	LFQFP
Package shape	SQUARE	SQUARE	SQUARE	SQUARE
Package form	FLATPACK, LOW PROFILE, FINE PITCH	FLATPACK, LOW PROFILE, FINE PITCH	FLATPACK	FLATPACK, LOW PROFILE, FINE PITCH
Parallel/Serial	PARALLEL	PARALLEL	PARALLEL	PARALLEL
Peak Reflow Temperature (Celsius)	260	260	260	260
Maximum supply voltage (Vsup)	3.6 V	3.6 V	3.6 V	3.6 V
Minimum supply voltage (Vsup)	3 V	3 V	3 V	3 V
Nominal supply voltage (Vsup)	3.3 V	3.3 V	3.3 V	3.3 V
surface mount	YES	YES	YES	YES
technology	CMOS	CMOS	CMOS	CMOS
Temperature level	INDUSTRIAL	INDUSTRIAL	COMMERCIAL	INDUSTRIAL
Terminal form	GULL WING	GULL WING	GULL WING	GULL WING
Terminal pitch	0.5 mm	0.5 mm	0.5 mm	0.5 mm
Terminal location	QUAD	QUAD	QUAD	QUAD
Maximum time at peak reflow temperature	30	30	30	30
Base Number Matches	1	1	1	1
length	10 mm	10 mm	-	10 mm
Maximum seat height	1.6 mm	1.6 mm	-	1.6 mm
width	10 mm	10 mm	-	10 mm

Recommended Resources

Oscillation circuit composed of LM324

Large screen color TV AC input voltage automatic conversion circuit diagram a

Circuit diagram of three new phone anti-theft protectors (1)

Color TV remote control 28

Computer motherboard circuit diagram 440BX_18

Computer motherboard circuit diagram 815 3_16

LM3S811DDLLXXRR Notes 4: AD Conversion: In order to process analog signals using digital systems (such as MCU), the analog signals must be converted into corresponding digital signals. The circuit that can achieve this conversion is called ...; ddllxxrr Microcontroller MCU

How do you adjust yourself when facing pressure?: [[i] This post was last edited by Zhirui on 2011-6-3 10:53[/i]]...; 芝锐 Integrated technical exchanges

DS1990R Datasheet: :loveliness: The DS1990R Serial Number iButton is a rugged, highly reliable data carrier used to provide electronic registration numbers for automatic identification systems. Data is transmitted seria...; jameswangsynnex Industrial Control Electronics

What happens if there is an internal conflict in FPGA/CPLD? Will it burn the chip?: [b]Program:[/b] [color=#008000]module DukeTir(enable0,enable1,out_all); input enable0,enable1; output out_all; assign out_all=(enable0)?(1'b0):(1'bz); assign out_all=(enable1)?(1'b1):(1'bz); endmodule...; dukedz FPGA/CPLD

How to automatically hide the numeric keypad or input panel in an application: For example, T, EVC, and VS2005 are all OK. The input panel should be a menu, and the pop-up small keyboard does not seem to be hidden, because I tried to hide it, and it disappeared, but when I click...; wangshi Embedded System

Regarding the 3SC2440 core board problem.: The core board of S3C2440 is a 6-layer board. How are the power, ground, and signals distributed in these 6 layers? What are the requirements for routing when drawing the board?How to set fan-out usin...; tangmb123 Analog electronics

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components