530BB935M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530BB935M000DGR

530BB935M000DGR: DescriptionLVDS Output Clock Oscillator, 935MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530BB935M000DGR Overview

LVDS Output Clock Oscillator, 935MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530BB935M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	935 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Equalizer practical circuit

TDA2008 power amplifier circuit diagram

DN35 typical application circuit diagram b

Practical constant voltage and constant current circuit diagram

Measuring pulse duty cycle with ICL7107

Single capacitor pulse width modulation circuit

SAR ADC PCB Layout: Reference Path: [font=宋体] [/font] [font=宋体][b][转][/b][/font] [font=宋体]When designing a high-performance data acquisition system, diligent engineers carefully selected a high-precision[/font][font=Times New Roman][col...; 木犯001号 PCB Design

Please ask about the interruption problem: I made a work, and I want to achieve: 1: mobile phone sends power-on command to uart0-》turn on Ta0---run 2: mobile phone sends power-on command to uart0-》turn off msp430 Ta interrupts about 10ms, oper...; koanzhongxue Microcontroller MCU

Regarding 430 and UDP protocols, how to simulate them?: I recently used the DK5438 development board to adjust the UDP protocol. I would like to ask, how should the UDP protocol be simulated? Should I use the network debugging assistant or other software? ...; wangfei890912 Microcontroller MCU

Electronic Production DIY Manual---[Compiled by Zhang Ge][China Water Resources and Hydropower Press][2004][470 pages]: Radio Production DIY Manual. [Compiled by Zhang Ge] [China Water Resources and Hydropower Press] [2004] [470 pages] [b]Introduction[/b]: [url=http://image-3.verycd.com/48eb54154641cf4b5bca43e68e6ef1da...; tiankai001 MCU

A/D conversion: I am a beginner in microcontrollers. I would like to ask you, how can I use the MSP430F122 microprocessor to connect the WM8951L A/D converter to collect and convert analog audio signals?...; 一隅苍穹 MCU

Improving Hybrid Vehicle Reliability through Simulation-Based Design Integration: Due to the integration requirements, hybrid vehicles become one of the most complex systems to design, manufacture and maintain. Robust design methods provide a framework for designing reliable hybrid...; frozenviolet Automotive Electronics

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components