530WC665M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530WC665M000DGR

530WC665M000DGR: DescriptionCMOS/TTL Output Clock Oscillator, 665MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530WC665M000DGR Overview

CMOS/TTL Output Clock Oscillator, 665MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530WC665M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	665 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	1.89 V
Minimum supply voltage	1.71 V
Nominal supply voltage	1.8 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Transceiver relay circuit

Isolation circuit for current-to-voltage converter

60W switching power supply circuit composed of UC3844

555 short circuit, open circuit multi-channel audio alarm circuit

Proximity switch circuit using TCA205A

Color TV remote control 08

NUCLEO_G431RB Review Add UART: [i=s]This post was last edited by viphotman on 2019-10-9 13:30[/i]Add UART to NUCLEO_G431RB ADC evaluation routine A hardware circuitThe UART of G431 is connected to the virtual serial port of ST LINK...; viphotman stm32/stm8

LPC1549 GPIO P0.27 output problem: [i=s]This post was last edited by littleshrimp on 2014-8-14 09:09[/i] When adjusting the SPI of LPC1549, I want to use GPIO to control the level of P0.27. The data of DIR and PIN registers in the code...; littleshrimp NXP MCU

Help with some symbols on the schematic [B,N,JP]: I got a PDF schematic. This is the HDMI connection, the other side is the network label, until the HDMI ESD device, what is the B label?Below is the HDMI ESD device, what is the N label?This is the I2...; cl17726 PCB Design

Are you a Stellaris fan? Come grab an iPad or iTouch! The promotion is almost over!: See which friend can win the prize! Looking forward to it!I hope he and other friends can make greater contributions to the forum and everyone!Congratulations first!...; 蓝雨夜 Microcontroller MCU

Reminiscing about the days when we held TI seminars: First of all, when I was in Harbin, I attended a seminar. I must have registered online first, and then followed the map to find the star-rated hotel where the seminar was held, and then found the ven...; gaoyang9992006 TI Technology Forum

What is the effect of connecting the negative pole of the electrolytic capacitor to the ground after connecting the resistor?: :) I saw a circuit board where the +3.3V power supply was processed. A 10KΩ resistor was added behind the negative electrode of the (16V/10UF) electrolytic capacitor, and then connected to the analog ...; langzi291 Power technology

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components