531HC141M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531HC141M000DG

531HC141M000DG: DescriptionCMOS/TTL Output Clock Oscillator, 141MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531HC141M000DG Overview

CMOS/TTL Output Clock Oscillator, 141MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531HC141M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	141 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Utilizing light sensing circuits to reduce photodiode bandwidth and noise effects

One control and one fan frequency conversion speed control circuit a

Transistor NOT gate circuit

Dual limit detector circuit diagram

ST260 tube amplifier power supply circuit diagram

Wire break tester

stm32f1 plays badaplle routine, modify the atomic routine, use vs1053 to decode audio, ucosII to do dual thread: Same as above...; 222323 stm32/stm8

How to implement the AF function of STM32F103ZET TIM4? ?: Confused! ----- Original post [url=https://bbs.eeworld.com.cn/thread-436749-1-1.html]https://bbs.eeworld.com.cn/thread-436749-1-1.html[/url] TIM4 uses AFIO, and CH2 output (PB7) is always high (can be...; dontium stm32/stm8

Creative progress post of ECG acquisition system based on LABVIEW and RL78 evaluation board + RL78/G14 DEMO usage: Creative progress post of ECG acquisition system based on LABVIEW and RL78 evaluation board + RL78/G14 DEMO usage After receiving the board, I installed the program. First use the DEMO program. Select...; youzizhile Renesas Electronics MCUs

[New Year's Taste Competition] + Share your New Year's Eve dinner, wishing everyone a happy New Year! All the best!: [size=14px]Wish you all a happy Chinese New Year! May everything go well! (Prosperity - braised pork; good luck - white-cut chicken; abundance every year - turbot; cleanliness - green vegetables and t...; yang_alex Talking

Protel DXP2004 tutorial (schematic, PCB) download: [url=http://www.neoic.cn/bbs/read-htm-tid-220.html]Rotel DXP2004 Tutorial (Schematic, PCB) Download[/url] [[i] This post was last edited by shuijian on 2008-10-21 17:23[/i]]...; shuijian PCB Design

Based on AM335X development board ARM Cortex-A8——Acontis EtherCAT master station development case: Preface This document mainly describes how the TL335x-EVM-S evaluation board controls servo motors based on the EtherCAT master protocol stack of the German Acontis company. The content includes an in...; 别打牛牛 Robotics Development

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components