EEWORLDEEWORLDEEWORLD

Part Number

Search

531BB1337M00DGR

Description
LVDS Output Clock Oscillator, 1337MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

531BB1337M00DGR Overview

LVDS Output Clock Oscillator, 1337MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531BB1337M00DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency1337 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Design of a precision successive approximation ADC reference voltage source
[b][size=4]Precision Successive Approximation ADC Reference Design[/size][/b] [align=left][size=14pt] The overall accuracy of a high-resolution, successive approximation ADC depends on the precision, ...
dontium Energy Infrastructure?
Is it necessary to switch modes when nesting arm interrupts?
I see that in arm's irq interrupt handler, the scene is protected in the assembly code, and then the cpsr is modified to clear the I_bit, and then the IRQ mode is switched to the sys mode, and then th...
zhang223 ARM Technology
I need help with the setting of external resistor voltage divider for 4152 LCD.
Moderator and all the masters:I am using 4152 chip. Now, in order to reduce power consumption, I use external resistor voltage divider to drive LCD. I have tried 750K, 680K, and 470K resistors respect...
ahoo Analogue and Mixed Signal
[Ask TI] The C280X series found that after the GPIO port configuration is initialized, it will automatically become a low level
I recently did PWM and accidentally found that the PWM output is high level by default when powered on, but after initializing the GPIO port configuration (setting the pull-up resistor and the GPIO po...
安_然 Microcontroller MCU
Register Control of LMX2592
I use TI's LMX2592 chip to generate a 5G clock signal, and use FPGA to control its registers using the SPI method. The hardware is designed by myself, and the power supply of the chip is measured to b...
yangyang_l TI Technology Forum
SQLCE encountered a problem connecting to the database. Error 80040E21
Use SQLCE to remotely connect to the SQL2000 database server on WINCE6. Two sample codes. The first one demonstrates the ISSCERDA->SubmitSQL method. Parameter configuration: _T("http://192.168.1.77/sq...
zhaoxu001 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1639  518  733  359  2683  33  11  15  8  55 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号