EEWORLDEEWORLDEEWORLD

Part Number

Search

531MB612M000DGR

Description
LVPECL Output Clock Oscillator, 612MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

531MB612M000DGR Overview

LVPECL Output Clock Oscillator, 612MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531MB612M000DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency612 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Begging - Design of physiological stimulation reaction time tester (challenging)
Design requirements: (1) The subject can press the "stimulus source selection" button to select whether the stimulus signal is light or sound. (2) When the subject presses the "test start" button, the...
woshidukui FPGA/CPLD
The program of the ADC module of F28027 in CCS cannot change the register value! Why?
[align=left][color=#000]The ADC module program of F28027 in CCS cannot change the register value during debugging. Why is this? ? The ADC module should have been enabled. [/color][/align][align=left][...
xcyseh Microcontroller MCU
Alterna soc hps-to-fpga operation problem
[root@cdwx /]# ./led_test Unhandled fault: external abort on non-linefetch (0x018) at 0x76101040 Bus error The above error occurs when executing the program on the arm side. Please give me some advice...
tc317891209 FPGA/CPLD
In-depth analysis: three types of analog front-end analog/digital converters
画中画广告开始Luxurious MCU development system 498 yuanFor stable video output:S3C2410 ARM9 development board 780 yuan DSP5402 learning development board II 200 yuanSummer discount: S3C44B0 development board...
fighting Analog electronics
Ask about the confusion of learning registration form
I am learning how to operate the registry, but I still don't understand a question. What can the registry do? I also know that many applications, drivers, and system configuration information are stor...
liouyi Embedded System
I saw an article and reposted it here
This is a repost. I have been an entrepreneur for 10 years, and I have experienced 9 failures and 1 survival. I have taken advantage and suffered losses, worked hard and been lazy. I am very sad to se...
呱呱 MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2156  2608  622  23  2082  44  53  13  1  42 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号