531RB569M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531RB569M000DGR

531RB569M000DGR: DescriptionLVPECL Output Clock Oscillator, 569MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531RB569M000DGR Overview

LVPECL Output Clock Oscillator, 569MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531RB569M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	569 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Gas flameout alarm circuit

LED lighting output temperature compensation circuit diagram using S-8100B

input attenuator

Fluorescent lamp doubles as TV AC voltage stabilizer

AC voltage stabilizing circuit

Computer motherboard circuit diagram 440BX_06

_Concise Integrated Operational Amplifier Application Manual: Good Books_Concise Integrated Operational Amplifier Application Manual...; liangjin MCU

So many friends have received LM boards, shall we learn together?: Let's brainstorm.Since many friends have received the board, why don't we learn it together? There is strength in numbers. Let's see what you think? :)...; soso Microcontroller MCU

【MicroPython】Computing performance test: Some netizens have been worried about whether MicroPython runs fast enough and whether its performance is not good enough. So I did a small test, using Python to calculate factorials to see how fast i...; dcexpert MicroPython Open Source section

Share the experience of programming TMS320F28335 with Flash _API library function: I used the Flash_API library function provided by TI to program data into the on-chip Flash of F28335 on the SEED_DEC28335 development board of Hezhongda. I encountered many problems. First of all, I ...; Jacktang Microcontroller MCU

Introduction to HDTV: [i=s] This post was last edited by jameswangsynnex on 2015-3-3 19:57 [/i] Introduction to HDTV Principles...; Smithlee89 Mobile and portable

Porting Virtual_COM_Port [urgent]: 小弟去下載USB的3.3.0的資料庫，裡面有EVAL的Virtual COM Port程式，想要一直到我的板子上，對照了電路圖，小弟的板子不是市面上的開發板，用的IC是STM32F102R8，USB的PULL UP控制是在PB9，照原本的是設定在platform_config.h裡設定是PD9，把它修改成PB9後變成一直在卡在USB中斷那邊，後來追到stm3210b_eval.h裡的PB9有重複定...; prince6150 stm32/stm8

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components