IDT71V3576YS150BGGI datasheet, PDF

Datasheet> All Categories > storage> storage> IDT71V3576YS150BGGI

IDT71V3576YS150BGGI: DescriptionCache SRAM, 128KX36, 3.8ns, CMOS, PBGA119, ROHS COMPLIANT, BGA-119; Categorystorage storage; File Size624KB，22 Pages; ManufacturerIDT (Integrated Device Technology)

Download Datasheet Parametric View All

IDT71V3576YS150BGGI Overview

Cache SRAM, 128KX36, 3.8ns, CMOS, PBGA119, ROHS COMPLIANT, BGA-119

IDT71V3576YS150BGGI Parametric

Parameter Name	Attribute value
Maker	IDT (Integrated Device Technology)
Parts packaging code	BGA
package instruction	BGA,
Contacts	119
Reach Compliance Code	unknown
ECCN code	3A991.B.2.A
Maximum access time	3.8 ns
Other features	PIPELINED ARCHITECTURE
JESD-30 code	R-PBGA-B119
JESD-609 code	e0
length	20 mm
memory density	4718592 bit
Memory IC Type	CACHE SRAM
memory width	36
Number of functions	1
Number of terminals	119
word count	131072 words
character code	128000
Operating mode	SYNCHRONOUS
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
organize	128KX36
Package body material	PLASTIC/EPOXY
encapsulated code	BGA
Package shape	RECTANGULAR
Package form	GRID ARRAY
Parallel/Serial	PARALLEL
Certification status	Not Qualified
Maximum seat height	2.36 mm
Maximum supply voltage (Vsup)	3.465 V
Minimum supply voltage (Vsup)	3.135 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	TIN LEAD
Terminal form	BALL
Terminal pitch	1.27 mm
Terminal location	BOTTOM
width	14 mm
Base Number Matches	1

Preview

Download Datasheet

View All

128K x 36, 256K x 18

3.3V Synchronous SRAMs

3.3V I/O, Pipelined Outputs

Burst Counter, Single Cycle Deselect

◆

IDT71V3576S

IDT71V3578S

IDT71V3576SA

IDT71V3578SA

Features

128K x 36, 256K x 18 memory configurations

Supports high system speed:

Commercial and Industrial:

– 150MHz 3.8ns clock access time

– 133MHz 4.2ns clock access time

LBO

input selects interleaved or linear burst mode

Self-timed write cycle with global write control (GW), byte write

enable (BWE), and byte writes (BWx)

3.3V core power supply

Power down controlled by ZZ input

3.3V I/O

Optional - Boundary Scan JTAG Interface (IEEE 1149.1

compliant)

Packaged in a JEDEC Standard 100-pin plastic thin quad

flatpack (TQFP), 119 ball grid array (BGA) and 165 fine pitch ball

grid array (fBGA)

Description

The IDT71V3576/78 are high-speed SRAMs organized as

128K x 36/256K x 18. The IDT71V3576/78 SRAMs contain write, data,

address and control registers. Internal logic allows the SRAM to generate

a self-timed write based upon a decision which can be left until the end of

the write cycle.

The burst mode feature offers the highest level of performance to the

system designer, as the IDT71V3576/78 can provide four cycles of data

for a single address presented to the SRAM. An internal burst address

counter accepts the first cycle address from the processor, initiating the

access sequence. The first cycle of output data will be pipelined for one

cycle before it is available on the next rising clock edge. If burst mode

operation is selected (ADV=LOW), the subsequent three cycles of output

data will be available to the user on the next three rising clock edges. The

order of these three addresses are defined by the internal burst counter

and the

LBO

input pin.

The IDT71V3576/78 SRAMs utilize IDT’s latest high-performance

CMOS process and are packaged in a JEDEC standard 14mm x 20mm

100-pin thin plastic quad flatpack (TQFP) as well as a 119 ball grid array

(BGA) and a 165 fine pitch ball grid array (fBGA).

◆

Pin Description Summary

-A

BWE

(1)

CLK

ADV

ADSC

ADSP

LBO

TMS

TDI

TCK

TDO

TRST

I/O

-I/O

, I/O

-I/O

, V

DDQ

Address Inputs

Chip Enable

Chip Selects

Output Enable

Global Write Enable

Byte Write Enable

Individual Byte Write Selects

Clock

Burst Address Advance

Address Status (Cache Controller)

Address Status (Processor)

Linear / Interleaved Burst Order

Test Mode Select

Test Data Input

Test Clock

Test Data Output

JTAG Reset (Optional)

Sleep Mode

Data Input / Output

Core Power, I/O Power

Ground

Input

Output

Input

I/O

Supply

Synchronous

Asynchronous

Synchronous

N/A

Synchronous

N/A

Synchronous

Asynchronous

Synchronous

N/A

5279 tbl 01

NOTE:

and

are not applicable for the IDT71V3578.

JANUARY 2004

DSC-5279/04

Recommended Resources

GCA-30 (0-36, 0-72) silicon rectifier charger circuit

3V battery power supply output +-5V voltage stabilization circuit diagram

Contactor interlocking forward and reverse control circuit diagram

V66V60 power amplifier picture modification

555 simple coil turns measuring instrument circuit

820e computer motherboard circuit diagram_59

helper2416_rawos test_basic tutorial: Hehe, please allow me to write such a basic tutorial for beginners. To be honest, I haven't touched rawos since I tested ucgui completely before, and I haven't looked at other detailed tests. Today I'...; lyzhangxiang Embedded System

Xunwei iTOP-i.MX6ULL Development Board-Network Communication-Socket TCP: The information used in this chapter has been put into the development board network disk, the path is: "11_Linux system development advanced\77_Chapter_Network communication-Socket TCP usage informat...; 遥寄山川 ARM Technology

【TI New Year Gift】Are you a Stellaris fan? Come grab an iPad or iTouch!: Are you using TI Stellaris? Are you also a TI Stellaris fan? What are you waiting for? Come and grab an iPad or iTouch! To thank the engineers who use TI Stellaris for sharing, supplementing and impro...; EEWORLD社区 Microcontroller MCU

[Help] ADC12 problem of msp430f149: I use the msp430f149 minimum system board to do analog voltage acquisition and multiple conversions on a single channel. I don't know what went wrong. I use the P6.0 port to collect data. No matter I ...; dai_weis Analogue and Mixed Signal

《Fetal electrocardiogram intelligent model analysis》: This is a great book, it gives a very detailed introduction to filtering and QRS detection! Intelligent Pattern Analysis of the Foetal...; 冰人 Medical Electronics

I accidentally deleted the wrong contents in the nand flash partition of the WINCE 2440 board. Please help me.: When I was burning the kernel, I accidentally selected the wrong nand flash erase partition. As shown in the figure: I should have selected: offset 0x20000, size 0x2300000 [wince], but I selected: off...; xianghonghe Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components