EEWORLDEEWORLDEEWORLD

Part Number

Search

IDT72V83L15PAI

Description
FIFO, 4KX9, 15ns, Asynchronous, CMOS, PDSO56
Categorystorage    storage   
File Size141KB,12 Pages
ManufacturerIDT (Integrated Device Technology)
Download Datasheet Parametric View All

IDT72V83L15PAI Overview

FIFO, 4KX9, 15ns, Asynchronous, CMOS, PDSO56

IDT72V83L15PAI Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerIDT (Integrated Device Technology)
Reach Compliance Codenot_compliant
ECCN codeEAR99
Maximum access time15 ns
Maximum clock frequency (fCLK)40 MHz
JESD-30 codeR-PDSO-G56
JESD-609 codee0
memory density36864 bit
Memory IC TypeOTHER FIFO
memory width9
Humidity sensitivity level1
Number of terminals56
word count4096 words
character code4000
Operating modeASYNCHRONOUS
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
organize4KX9
Package body materialPLASTIC/EPOXY
encapsulated codeTSSOP
Encapsulate equivalent codeTSSOP56,.3,20
Package shapeRECTANGULAR
Package formSMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius)225
power supply3.3 V
Certification statusNot Qualified
Maximum standby current0.005 A
Maximum slew rate0.1 mA
Nominal supply voltage (Vsup)3.3 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceTin/Lead (Sn85Pb15)
Terminal formGULL WING
Terminal pitch0.5 mm
Terminal locationDUAL
Maximum time at peak reflow temperature30
Base Number Matches1
3.3 Volt CMOS DUAL ASYNCHRONOUS FIFO
DUAL 512 x 9, DUAL 1,024 x 9
DUAL 2,048 x 9, DUAL 4,096 X 9
DUAL 8,192 X 9
IDT72V81
IDT72V82
IDT72V83
IDT72V84
IDT72V85
FEATURES:
DESCRIPTION:
The IDT72V81/72V82/72V83/72V84/72V85 are dual-FIFO memories that
load and empty data on a first-in/first-out basis. These devices are functional and
compatible to two IDT72V01/72V02/72V03/72V04/72V05 FIFOs in a single
package with all associated control, data, and flag lines assigned to separate
pins. The devices use Full and Empty flags to prevent data overflow and
underflow and expansion logic to allow for unlimited expansion capability in both
word size and depth.
The reads and writes are internally sequential through the use of ring
pointers, with no address information required to load and unload data. Data
is toggled in and out of the devices through the use of the Write (W) and Read
(R) pins.
The devices utilize a 9-bit wide data array to allow for control and parity
bits at the user’s option. This feature is especially useful in data communications
applications where it is necessary to use a parity bit for transmission/reception
error checking. It also features a Retransmit (RT) capability that allows for reset
of the read pointer to its initial position when
RT
is pulsed low to allow for
retransmission from the beginning of data. A Half-Full Flag is available in the
single device mode and width expansion modes.
These FIFOs are fabricated using IDT’s high-speed CMOS technology.
They are designed for those applications requiring asynchronous and simul-
taneous read/writes in multiprocessing and rate buffer applications.
The IDT72V81 is equivalent to two IDT72V01 - 512 x 9 FIFOs
The IDT72V82 is equivalent to two IDT72V02 - 1,024 x 9 FIFOs
The IDT72V83 is equivalent to two IDT72V03 - 2,048 x 9 FIFOs
The IDT72V84 is equivalent to two IDT72V04 - 4,096 x 9 FIFOs
The IDT72V85 is equivalent to two IDT72V05 - 8,192 x 9 FIFOs
Low power consumption
— Active: 330 mW (max.)
— Power-down: 18 mW (max.)
Ultra high speed—15 ns access time
Asynchronous and simultaneous read and write
Offers optimal combination of data capacity, small foot print
and functional flexibility
Ideal for bidirectional, width expansion, depth expansion, bus-
matching, and data sorting applications
Status Flags: Empty, Half-Full, Full
Auto-retransmit capability
High-performance CEMOS™ technology
Space-saving TSSOP package
Industrial temperature range (–40°C to +85°C) is available
°
°
Green parts available, see ordering information
FUNCTIONAL BLOCK DIAGRAM
DATA INPUTS
(DA
0
-DA
8
)
WA
WRITE
CONTROL
WRITE
POINTER
THREE-
STATE
BUFFERS
RSA
WB
WRITE
CONTROL
WRITE
POINTER
DATA INPUTS
(DB
0
-DB
8
)
RSB
RAM
ARRAY A
512 x 9
1,024 x 9
2,048 x 9
4,096 x 9
8,192 x 9
READ
POINTER
RAM
ARRAY A
512 x 9
1,024 x 9
2,048 x 9
4,096 x 9
8,192 x 9
READ
POINTER
THREE-
STATE
BUFFERS
RA
READ
CONTROL
FLAG
LOGIC
EXPANSION
LOGIC
RESET
LOGIC
READ
CONTROL
FLAG
LOGIC
EXPANSION
LOGIC
RESET
LOGIC
XIA
XOA/HFA
FFA
EFA
DATA
OUTPUTS
(QA
0
-QA
8
)
FLA/RTA
RB
XIB
XOB/HFB
FFB
EFB
DATA
OUTPUTS
(QB
0
-QB
8
)
FLB/RTB
3966 drw 01
IDT and the IDT logo are trademarks of Integrated Device Technology, Inc. The AsyncFIFO is a trademark of Integrated Device Technology, Inc.
COMMERICAL TEMPERATURE RANGE
JULY 2006
DSC-3966/2
1
2006 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice.
The F7 League of Legends Design Competition will end in 14 days. The heroes will have to speed up.
[font=微软雅黑][size=4]The submission of works for the F7 League of Legends Design Competition will end on the [color=#ff00ff]21st[/color] of this month. All friends in the (1+N) small groups should pay a...
nmg stm32/stm8
How to write elegant code
[i=s]This post was last edited by tiankai001 on 2014-10-9 10:44[/i] [align=left][size=5]How to write elegant code (preface)[font=宋体]——[/font][font=黑体]Self-talk[/font][/size][/align][align=left]//=====...
tiankai001 Download Centre
【IEEE Recommendation】Deformable Liquid Metal Antenna--EEWORLD University Hall
【IEEE Recommendation】Deformable Liquid Metal Antenna : https://training.eeworld.com.cn/course/2170[font=宋体][size=5][b]Researchers have invented an antenna that can stretch and shrink to adjust its fre...
chenyy RF/Wirelessly
Novice: How to access PLC memory from host computer?
How can I use VC to write a program on the host computer to access the memory data of the PLC?...
bee_ Embedded System
Report: Beidou RF chip
Report post involving Beidou radio frequency chips....
Elia27 Domestic Chip Exchange
【NUCLEO-F767ZI】The strongest 3ADC alternating sampling + DMA (5.4MSa/s)
[size=3]One channel 3ADC alternate sampling + DMA transfer data speed up to 5.4MSa/s[/size] [size=3]NUCLEO-F767ZI comes with 3 ADCs. When the system clock is 216MHZ, the ADC clock is divided by 4 to a...
ihalin stm32/stm8

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2509  2272  1630  2798  2910  51  46  33  57  59 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号