842256CK-24LF datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> 842256CK-24LF

842256CK-24LF: DescriptionClock Generator, 390.625MHz, 5 X 5 MM, 0.75 MM HEIGHT, ROHS COMPLIANT, MO-220VHHD-2, VFQFN-32; CategoryThe embedded processor and controller Microcontrollers and processors; File Size700KB，16 Pages; ManufacturerIDT (Integrated Device Technology); Environmental Compliance

Download Datasheet Parametric Compare View All

842256CK-24LF Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	842256CK-24LF	-	-	View	Buy Now

842256CK-24LF Overview

Clock Generator, 390.625MHz, 5 X 5 MM, 0.75 MM HEIGHT, ROHS COMPLIANT, MO-220VHHD-2, VFQFN-32

842256CK-24LF Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	IDT (Integrated Device Technology)
Parts packaging code	QFN
package instruction	5 X 5 MM, 0.75 MM HEIGHT, ROHS COMPLIANT, MO-220VHHD-2, VFQFN-32
Contacts	32
Reach Compliance Code	compliant
ECCN code	EAR99
JESD-30 code	S-XQCC-N32
JESD-609 code	e3
length	5 mm
Number of terminals	32
Maximum operating temperature	70 °C
Minimum operating temperature
Maximum output clock frequency	390.625 MHz
Package body material	UNSPECIFIED
encapsulated code	HVQCCN
Package shape	SQUARE
Package form	CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
Peak Reflow Temperature (Celsius)	260
Master clock/crystal nominal frequency	31.25 MHz
Certification status	Not Qualified
Maximum seat height	1 mm
Maximum supply voltage	3.465 V
Minimum supply voltage	3.135 V
Nominal supply voltage	3.3 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	Matte Tin (Sn)
Terminal form	NO LEAD
Terminal pitch	0.5 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	30
width	5 mm
uPs/uCs/peripheral integrated circuit type	CLOCK GENERATOR, OTHER
Base Number Matches	1

Preview

Download Datasheet

View All

PRELIMINARY

FEMTOCLOCKS™ CRYSTAL-TO-HSTL

FREQUENCY SYNTHESIZER

ICS842256-24

ENERAL

ESCRIPTION

The ICS842256-24 is a 6 differential HSTL output

Synthesizer designed to generate reference clocks

HiPerClockS™

for SPI-4.2 and XAUI/XGMII 10Gb Ether net

interfaces and is a member of the HiPerClocks™

family of high performance clock solutions from

IDT. Using a 31.25MHz, 18pF parallel resonant crystal, the

following frequencies can be generated based on the settings

of frequency select pins: 390.625MHz, 312.5MHz,

195.3125MHz and 156.25MHz.

EATURES

• Six differential HSTL output pairs

• Using a 31.25MHz crystal, the two output banks can be

independently set for 390.625MHz, 312.5MHz, 195.3125MHz

or 156.25MHz

• Crystal oscillator interface

• VCO: 1562.5MHz

• RMS phase jitter @ 156.25MHz (1.875MHz - 20MHz):

0.56ps (typical)

• Full 3.3V supply mode

• 0°C to 70°C ambient operating temperature

• Industrial temperature available upon request

• Available in both standard (RoHS 5) and lead-free (RoHS 6)

packages

nXTAL_SEL

XTAL_OUT

REF_CLK

PLL_SEL

XTAL_IN

DDA

The two banks have their own dedicated frequency select

pins and can be independently set for the frequencies

mentioned above. The ICS842256-24, with low phase noise

VCO tech-nology, can achieve 1ps or lower typical rms phase

jitter, easily meeting SPI-4.2 and 10Gb Ether net jitter

requirements. The ICS842256-24 is packaged in a small

32-pin VFQFN package.

SSIGNMENT

DDO

QA0

nQA0

QA1

nQA1

32 31 30 29 28 27 26 25

DIV_SEL_B1

DIV_SEL_B0

DIV_SEL_A1

DIV_SEL_A0

OEB

OEA

GND

ICS842256-24

32-Lead VFQFN

5mm x 5mm x 0.75mm

package body

K Package

Top View

9 10 11 12 13 14 15 16

DDO

QB1

GND

QB2

nQB1

nQB2

QB3

nQB3

LOCK

IAGRAM

OEA

Pullup

DIV_SELA[0:1]

Pulldown

PLL_SEL

Pullup

GND

QB0

nQB0

REF_CLK

Pulldown

XTAL_IN

Phase

Detector

OSC

VCO

1562.5MHz

÷4

(default)

÷5

÷8

÷16

QA0

nQA0

QA1

nQA1

QB0

XTAL_OUT

nXTAL_SEL

Pulldown

÷4

÷8

÷10

(default)

÷16

Feedback Divider

0 = ÷50

(fixed)

nQB0

QB1

nQB1

QB2

nQB2

QB3

nQB3

Pulldown

DIV_SELB[0:1]

Pulldown:Pullup

OEB

Pullup

The Preliminary Information presented herein represents a product in pre-production. The noted characteristics are based on initial product characterization

and/or qualification. Integrated Device Technology, Incorporated (IDT) reserves the right to change any circuitry or specifications without notice.

IDT

™

/ ICS

™

HSTL FREQUENCY SYNTHESIZER

ICS842256CK-24 REV. A MARCH 29, 2007

842256CK-24LF Related Products

	842256CK-24LF	842256CK-24LFT	842256CK-24	842256CK-24T
Description	Clock Generator, 390.625MHz, 5 X 5 MM, 0.75 MM HEIGHT, ROHS COMPLIANT, MO-220VHHD-2, VFQFN-32	Clock Generator, 390.625MHz, 5 X 5 MM, 0.75 MM HEIGHT, ROHS COMPLIANT, MO-220VHHD-2, VFQFN-32	Clock Generator, 390.625MHz, 5 X 5 MM, 0.75 MM HEIGHT, MO-220VHHD-2, VFQFN-32	Clock Generator, 390.625MHz, 5 X 5 MM, 0.75 MM HEIGHT, MO-220VHHD-2, VFQFN-32
Is it Rohs certified?	conform to	conform to	incompatible	incompatible
Maker	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)
Parts packaging code	QFN	QFN	QFN	QFN
package instruction	5 X 5 MM, 0.75 MM HEIGHT, ROHS COMPLIANT, MO-220VHHD-2, VFQFN-32	5 X 5 MM, 0.75 MM HEIGHT, ROHS COMPLIANT, MO-220VHHD-2, VFQFN-32	5 X 5 MM, 0.75 MM HEIGHT, MO-220VHHD-2, VFQFN-32	5 X 5 MM, 0.75 MM HEIGHT, MO-220VHHD-2, VFQFN-32
Contacts	32	32	32	32
Reach Compliance Code	compliant	compliant	not_compliant	not_compliant
ECCN code	EAR99	EAR99	EAR99	EAR99
JESD-30 code	S-XQCC-N32	S-XQCC-N32	S-XQCC-N32	S-XQCC-N32
JESD-609 code	e3	e3	e0	e0
length	5 mm	5 mm	5 mm	5 mm
Number of terminals	32	32	32	32
Maximum operating temperature	70 °C	70 °C	70 °C	70 °C
Maximum output clock frequency	390.625 MHz	390.625 MHz	390.625 MHz	390.625 MHz
Package body material	UNSPECIFIED	UNSPECIFIED	UNSPECIFIED	UNSPECIFIED
encapsulated code	HVQCCN	HVQCCN	HVQCCN	HVQCCN
Package shape	SQUARE	SQUARE	SQUARE	SQUARE
Package form	CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE	CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE	CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE	CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
Peak Reflow Temperature (Celsius)	260	260	225	225
Master clock/crystal nominal frequency	31.25 MHz	31.25 MHz	31.25 MHz	31.25 MHz
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	1 mm	1 mm	1 mm	1 mm
Maximum supply voltage	3.465 V	3.465 V	3.465 V	3.465 V
Minimum supply voltage	3.135 V	3.135 V	3.135 V	3.135 V
Nominal supply voltage	3.3 V	3.3 V	3.3 V	3.3 V
surface mount	YES	YES	YES	YES
technology	CMOS	CMOS	CMOS	CMOS
Temperature level	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL
Terminal surface	Matte Tin (Sn)	Matte Tin (Sn)	TIN LEAD	TIN LEAD
Terminal form	NO LEAD	NO LEAD	NO LEAD	NO LEAD
Terminal pitch	0.5 mm	0.5 mm	0.5 mm	0.5 mm
Terminal location	QUAD	QUAD	QUAD	QUAD
Maximum time at peak reflow temperature	30	30	30	30
width	5 mm	5 mm	5 mm	5 mm
uPs/uCs/peripheral integrated circuit type	CLOCK GENERATOR, OTHER	CLOCK GENERATOR, OTHER	CLOCK GENERATOR, OTHER	CLOCK GENERATOR, OTHER
Base Number Matches	1	1	1	1

Recommended Resources

Thyristor overcurrent protection circuit 4

Delay lamp circuit using bidirectional thyristor (1)

Pool water full drainage control circuit

Photometric health care writing box circuit suitable for students

25-in-1LC7461 color TV remote control circuit, NT6613

Two-channel volume remote control potentiometer

The Valentine's Day special page for exchanging points and core coins is now online!: [font=微软雅黑][size=4]Have you prepared your gifts for Valentine's Day? {:1_138:}We have prepared a sweet gift for you. Use your coin to redeem it! [/size][/font][align=center][font=微软雅黑][size=4][url=htt...; EEWORLD社区 Suggestions & Announcements

MSP430 FRAM series can freely divide the size of ROM and RAM: The introduction of the MSP430 FRAM series mentioned that the size of ROM and RAM can be freely divided, but I did not find relevant information on how to divide it. Has anyone studied it? The officia...; twins6411 Microcontroller MCU

Want to use fpga to drive the mobile phone screen: I have a screen that I removed from a mobile phone. I checked and found that the screen used two mipi interfaces for communication. Now I want to use fpga to light it up. My development board is the b...; 顽皮小孩儿 FPGA/CPLD

About SD card for AM3359 SK system: I have tested it and it works with either a 4G or 8G SD card, but it has to be a class 4 one. I used a 4G one from Kingston and an 8G one from Sandisk and they both work....; 雷公 DSP and ARM Processors

Year-end summary 2015 has gone quietly, and 2016 has come quietly: [i=s]This post was last edited by damiaa on 2016-1-5 09:31[/i] [size=5][color=#008080]2015 has gone quietly, and 2016 has quietly arrived[/color] [/size][size=3][color=#006400]At the end of each year,...; damiaa Talking

Are these two sentences the same?: From EEWORLD cooperation group: arm linux fpga embedded 0 (49900581) Group leader: wangkj I have a question: GPBCON = (<<(5*2)); BPB5 is set as output; Is it the same as this sentence BPBCON＝ 0X FFFFE...; IC-leguan FPGA/CPLD

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components