EEWORLDEEWORLDEEWORLD

Part Number

Search

530CC95M0000DG

Description
CMOS Output Clock Oscillator, 10MHz Min, 945MHz Max, 95MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size454KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

530CC95M0000DG Online Shopping

Suppliers Part Number Price MOQ In stock  
530CC95M0000DG - - View Buy Now

530CC95M0000DG Overview

CMOS Output Clock Oscillator, 10MHz Min, 945MHz Max, 95MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530CC95M0000DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionDILCC6,.2
Reach Compliance Codecompliant
Other featuresTRAY
Frequency Adjustment - MechanicalNO
frequency stability7%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Number of terminals6
Maximum operating frequency945 MHz
Minimum operating frequency10 MHz
Nominal operating frequency95 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS
Package body materialPLASTIC/EPOXY
Encapsulate equivalent codeDILCC6,.2
physical size7.0mm x 5.0mm x 1.85mm
power supply3.3 V
Certification statusNot Qualified
Maximum slew rate88 mA
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceGold (Au) - with Nickel (Ni) barrier
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R YS TA L
O
SCILLATOR
(XO) (10 M H
Z
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
TO
1.4 GH
Z
)
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.5 6/18
Copyright © 2018 by Silicon Laboratories
Si530/531
Computer system stuff
I bought this computer when I was a freshman in college. I've been using it until now. I've played around with it, changed the system many times, and disassembled it many times. Yesterday, I helped a ...
youluo Talking
TI chip TPS92310 non-isolated topology--LED driver circuit diagram
[color=#000][font=arial, 宋体, sans-serif]TPS92310: TI high-power LED driver, the figure below is an LED[/font][/color][font=arial, 宋体, sans-serif][color=#000000]Non-isolated topology circuit diagram[/c...
qwqwqw2088 Analogue and Mixed Signal
Well-known foreign-funded communications companies are recruiting software development engineers, protocol engineers, algorithm analysis and implementation engineers, and algorithm analysis system simulation engineers!!!
[b]Wireless Product Software Development Engineer[/b] Job Description: Responsible for the design, coding, debugging, unit testing and other work of wireless product software modules, participate in r...
rto.wang Embedded System
A 17-year-old boy dropped out of elementary school after three years of school and was sentenced to four years in prison for attacking an airline company's system! He claimed that his girlfriend was pregnant during the epidemic and he was under great pressure
“If you can’t buy a ticket back home, you’ll paralyze the airline system!” Unexpectedly, a 17-year-old boy (pseudonym Xiao Chen) was unable to buy a ticket back to China during the epidemic, so he imp...
赵玉田 Talking
How to simulate 4046 in PROTEL99
I would like to ask the experts: There is no CD4046 in the simulation library of PROTEL99. How to simulate 4046? Thank you!...
李维 Industrial Control Electronics
Newbie help~FPGA EP4CE6E22C8N + EPCS4S18 does not work properly
As a newbie, I would like to ask you a question: After I completed a circuit using an analog board + a dynamic board, I washed the circuit on a board. The board is back and can be burned, but the FPGA...
賴冠融 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1621  1052  1149  370  816  33  22  24  8  17 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号