552CD000202BGR datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 552CD000202BGR

552CD000202BGR: DescriptionCMOS Output Clock Oscillator, 74.88MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size4MB，80 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

552CD000202BGR Overview

CMOS Output Clock Oscillator, 74.88MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

552CD000202BGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	IT CAN ALSO OPERATE AT 68.736000 MHZ
Maximum control voltage	3.3 V
Minimum control voltage
Frequency Adjustment - Mechanical	NO
Frequency offset/pull rate	80 ppm
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	552
Installation features	SURFACE MOUNT
Nominal operating frequency	74.88 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS
physical size	177.8mm x 127.0mm x 41.91mm
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

Si552

U A L

R E Q U E N C Y

VCXO (10 M H

Z T O

1.4 GH

)

Features

Available with any-rate output

frequencies from 10–945 MHz and

select frequencies to 1.4 GHz

Two selectable output frequencies

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL, LVDS

& CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Applications

SONET/SDH

xDSL

10 GbE LAN / WAN

Low-jitter clock generation

Optical Modules

Clock and data recovery

Ordering Information:

See page 7.

Description

The Si552 dual frequency VCXO utilizes Silicon Laboratories advanced

DSPLL

circuitry to provide a very low jitter clock for all output frequencies.

The Si552 is available with any-rate output frequency from 10 to 945 MHz

and select frequencies to 1400 MHz. Unlike traditional VCXO’s where a

different crystal is required for each output frequency, the Si552 uses one

fixed crystal frequency to provide a wide range of output frequencies. This

IC based approach allows the crystal resonator to provide exceptional

frequency stability and reliability. In addition, DSPLL clock synthesis

provides superior supply noise rejection, simplifying the task of generating

low jitter clocks in noisy environments typically found in communication

systems. The Si552 IC based VCXO is factory configurable for a wide

variety of user specifications including frequency, supply voltage, output

format, tuning slope, and temperature stability. Specific configurations are

factory programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

Pin Assignments:

See page 6.

(Top View)

GND

CLK–

CLK+

Functional Block Diagram

CLK- CLK+

Fixed

Frequency XO

Any-rate

10–1400 MHz

DSPLL

Clock Synthesis

ADC

GND

Rev. 0.5 7/06

Si552

Recommended Resources

Do you really understand the ins and outs of PLC interference?

Lighting delay-off circuit using thyristors Part 3

Practical constant voltage and constant current circuit diagram

Practical temperature alarm

battery charging circuit

±15V symmetrical regulated power supply composed of LC1468G

I would like to ask what is the KEYMAN tool?: When the device has no ActiveSync connection to the Visual Studio machine, but has a valid TCP connection, the deployment does not work. Solution: Use the separately provided Keyman tool to perform th...; zj_luckybird Embedded System

LAN8720A ground wire problem: The above is the wiring diagram of the network port chip LAN8720A. Its ground line is at the bottom of the chip, that is, the pad directly below the chip. The ground line is difficult to route. The mi...; chenbingjy PCB Design

I want to ask if anyone has used msp430g2553 board with AD592! ! ! Please give me some guidance! ! ! !: [size=5]Urgent! ! ! ! Help me! ! [/size]...; BOBO_2 Microcontroller MCU

What does normally open and normally closed proximity switches mean?: I only know that there are two types of proximity switches: normally open and normally closed. How come there is also one that is alternately open and alternately closed? What is the function of this ...; eeleader Industrial Control Electronics

How to define a const structure variable: I have defined a structure and I want all definitions to be placed in the code area instead of RAM memory.typedef struct{const int id;const char *name;struct NodeType *Link; }NodeType;const char* str1...; bigbat Embedded System

The grievances and hatreds between the three EDA giants in those years (reprinted): Reprinted from http://mp.weixin.qq.com/s?__biz=MjM5NDQ0NjM5Mg==&mid=401212008&idx=1&sn=7d13555e149a1a026734c1261eaf0bc8&3rd=MzA3MDU4NTYzMw==&scene=6#rd[/url] [align=left]When it comes to IC Design, ED...; 白丁 FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components