EEWORLDEEWORLDEEWORLD

Part Number

Search

531WC1330M00DG

Description
CMOS/TTL Output Clock Oscillator, 1330MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

531WC1330M00DG Overview

CMOS/TTL Output Clock Oscillator, 1330MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531WC1330M00DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability7%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency1330 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS/TTL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage1.89 V
Minimum supply voltage1.71 V
Nominal supply voltage1.8 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
About energy-saving street lamp C51 program {urgent, big brother}
Require: 1. Automatically light up when it gets dark 2. Automatically turns off at 23:30 3. After it is off and it is dark, it will light up when someone passes by and delay for 5 minutes. Then it wil...
fl754536 Microchip MCU
What should be paid attention to when processing char type bytes when using the file reading code of vc2005 non-intelligent device program under vc2005 intelligent device program (without any problems)?
char pbuf[200]; memset(pbuf, 0, sizeof(pbuf)); fread.Read(&pFileMem,sizeof(FileMem));//int, int structure, no problem fread.Read(pbuf,pFileMem.namecount); // Problem strLayerName.Format(_T("%s"),pbuf)...
shengming217 Embedded System
What is the device in the picture?
[Ask if you don't understand] What is the device in the picture? Although I haven't used it, I saw it and want to know...
shaorc Integrated technical exchanges
Hello, I am applying to use
Thanks...
duqiheng861110 FPGA/CPLD
USB MSP430 emulator V3 firmware downgrade program (Chinese interface)
1. The function of this software is to downgrade the firmware of "USB MSP430 emulator" from V3 version (CDC) to V2 version (VCP), so that it can be applied to the lower version of IAR for MSP430 softw...
changhai123 Microcontroller MCU
Regarding PCI144 card, has anyone done programming in this area? ? Request, urgent
I have a PCI144 card. Now I have a membrane switch connected to the PCI144 card. I want to control the switch through the membrane switch. How can I program it? Is there anyone who has experience in p...
ericalee Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2614  1424  2048  207  1715  53  29  42  5  35 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号