EEWORLDEEWORLDEEWORLD

Part Number

Search

530EB31M0000DG

Description
LVPECL Output Clock Oscillator, 31MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

530EB31M0000DG Overview

LVPECL Output Clock Oscillator, 31MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530EB31M0000DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency31 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
How to create static link library using GCCAVR
First compile the c file into a target file avr-gcc -c -mmcu=atmega16 filename.c Then make a static link library avr-ar -r libname.a filename.o Then link avr-gcc -mmcu=atmega16 otherfile.c libname.a -...
SUNKE9 Microchip MCU
Problems with placing pins for self-made components in proteldxp2004
How to change the direction of the pin when placing a self-made component in proteldxp2004? Is there any shortcut key? Thank you! Is it possible to set...
cjx19840106 PCB Design
A brief analysis of the use of ^,!,cxsf symbols and movs instructions in arm assembly
[font=新宋体][color=#0000cc].[/color][color=#0000ff]macro[/color] restore_user_regs ldr r1[color=#0000cc],[/color][color=#0000cc][[/color]sp[color=#0000cc],[/color] #S_PSR[color=#0000cc]][/color] ldr lr[...
程序天使 ARM Technology
[FPGA Learning Series—Differences between FPGA and CPLD]
I am a complete novice when it comes to FPGA. I have had a brief contact with CPLD. I used CPLD to make an IO expansion before. Now I think I have not even entered the door. I am ready to play with FP...
ltbytyn FPGA/CPLD
The entry point of LED application in household market
[table][tr][td]LED products have become a hot topic of concern at the IIC exhibition and large export product exhibitions. It is said that the market will definitely pick up soon. The Olympic Games he...
unbj FPGA/CPLD
Can someone send me a copy of the ATA Command Set? And where do I send the commands after I create them?
Can someone send me a copy of the ATA Command Set? And where do I send the commands after I create them? Don't reply and look for them online yourself....
thedegree Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2510  423  2102  2750  1005  51  9  43  56  21 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号