EEWORLDEEWORLDEEWORLD

Part Number

Search

531NB61M0000DG

Description
LVDS Output Clock Oscillator, 61MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

531NB61M0000DG Overview

LVDS Output Clock Oscillator, 61MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531NB61M0000DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency61 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
The experiment of collecting temperature and humidity based on Ethernet Zigbee was unsuccessful. Please give me some advice.
I am doing an experiment of collecting temperature and humidity based on Ethernet Zigbee. The function I hope to achieve is: each node collects data and transmits it to the coordinator, and the coordi...
franciszzj RF/Wirelessly
51 timer initial value calculation software
51 timer initial value calculation software...
zhengda06 51mcu
【QingkeOpen1081】Why is its return value like this?
[i=s] This post was last edited by dontium on 2015-2-17 22:02 [/i] [size=4] [/size][size=4] I am using the example code provided by Qingke Open1081 to modify the LCD part. There is a function to read ...
dontium RF/Wirelessly
A novice asks about the LM2596-5
[i=s] This post was last edited by Tianyahaijiaosr on 2015-10-27 22:18 [/i] I want to convert the 24V DC obtained by the switching power supply into a 5V voltage that can be used by the microcontrolle...
天涯海角sr Power technology
Huang Zhiwei from the University of South China has more than 20 days left before the competition. Here are some suggestions for your reference:
[i=s]This post was last edited by paulhyde on 2014-9-15 03:56[/i] [b][color=#000000][font=宋体][size=10.5pt]Huang Zhiwei from University of South China[/size][/font] [font=宋体][size=10.5pt]There are stil...
黄智伟 Electronics Design Contest
New dual-loop 900MHz and 1800MHz frequency band digital tuning system
Abstract: A new digital tuning system composed of DDS+ dual PLL is studied : A loop generates the clock signal required by DDS , and B loop generates high-frequency output. B loop makes the tuner outp...
feifei FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1009  2477  140  2653  1545  21  50  3  54  32 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号