531EB146M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531EB146M000DGR

531EB146M000DGR: DescriptionLVPECL Output Clock Oscillator, 146MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531EB146M000DGR Overview

LVPECL Output Clock Oscillator, 146MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531EB146M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	146 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Turn-off voltage waveform circuit of IGBT in hard-switching chopper circuit

forced oscillation loop circuit

Modified voltage stabilized power supply diagram

Adjustable frequency multivibrator

845ddr computer motherboard circuit diagram_69

875p computer motherboard circuit diagram_073

The 10 most destructive computer viruses in the past 20 years (with rankings): According to foreign media reports, in the first half of the 1980s, computer viruses were mostly in the laboratory stage. Occasionally, a few viruses would infect the Apple II platform. But after all,...; soso Mobile and portable

Recruiting FPGA engineers (Beijing Zhixin Open Source Technology Co., Ltd.): Recruiting FPGA engineers (Beijing Zhixin Open Source Technology Co., Ltd.) Require: 1. Proficient in VHDL/Verilog language and proficient in using FPGA development tools; 2. Participated in the compl...; fpgaw Recruitment

The easiest way to convert WAV to MP3: [color=#ff0000]Everyone must be familiar with MP3, but to convert WAV format sound files into MP3 format, you may first think of finding a special format conversion tool. In fact, it doesn't have to b...; huchuan987 Talking

How to get the Windows boot partition?: I have two hard disks on my machine. My boot.ini is: [boot loader] timeout=6 default=multi(0)disk(0)rdisk(0)partition(1)\WINDOWS [operating systems] multi(0)disk(0)rdisk(0)partition(1)\WINDOWS="Micros...; wshb007 Embedded System

How to use WinDbg or Watson Dump Viewer to analyze the Dump File captured on WinCE machine: Data Abort may occur on machines based on ARM+WinCE 5.0. It is too time-consuming to add debug information to gradually narrow the scope, so the ErrorReporting function is added to the Image. After Da...; tianweiming9527 Embedded System

Supplementary information on the two disassembled isolators and detailed disassembly pictures: [i=s]This post was last edited by btty038 on 2018-11-26 16:24[/i] [postbg]bg10.png[/postbg] These are two devices in the L-band of the power amplifier. . . . I won’t say any more, I’ll just upload a s...; btty038 RF/Wirelessly

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components