EEWORLDEEWORLDEEWORLD

Part Number

Search

531RB534M000DGR

Description
LVPECL Output Clock Oscillator, 534MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

531RB534M000DGR Overview

LVPECL Output Clock Oscillator, 534MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531RB534M000DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency534 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
SensorTile.box Bluetooth connection
[i=s]This post was last edited by tinnu on 2020-6-21 23:06[/i]A Bluetooth device can send multiple services (supporting multiple service UUIDs), each service (service UUID) can have multiple character...
tinnu ST MEMS Sensor Creative Design Competition
How to highlight an item in a pop-up menu in WinCE5.0
I use TrackPopupMenu to display a popup menu, but I can't highlight an item. I've tried several methods: 1. CMenu does not support the highlight function CMenu::SetDefaultItem. 2. The API function Set...
lkangj1987 Embedded System
May I ask how moderator 2812 handles the unused AD pins?
Should the unused AD input pins of 2812 be pulled down to analog ground using resistors or capacitors?...
you168you Microcontroller MCU
A Complete Guide to FPGA Design and Development
[size=4][color=#ff0000]Electronic Engineers' Essential Treasures for Innovative Design[/color][/size][color=#ff00][size=4]A Complete Guide to FPGA Development[/size][/color] [size=4][color=#ff0000] [/...
dailiang2015 FPGA/CPLD
What toys have electrician dads made for their cute kids? Put down your phone and play with the toys your dad has customized for you.
When I participated in DIY competitions in the past, I found that the electricians in the forum loved to make toys for their children. Regarding the recent FreeRTOS event, some netizens left a message...
nmg MCU
Problems with implementing native methods in Java
I want to implement java native methods. I wrote a small java program and compiled it to generate a .class file. [/font][/backcolor][/color] [color=#333333][backcolor=rgb(245, 245, 245)][font=Helvetic...
chenbingjy Linux and Android

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2711  736  1286  672  946  55  15  26  14  20 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号