EEWORLDEEWORLDEEWORLD

Part Number

Search

530FC1375M00DGR

Description
LVDS Output Clock Oscillator, 1375MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

530FC1375M00DGR Overview

LVDS Output Clock Oscillator, 1375MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530FC1375M00DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability7%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency1375 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
After Tornado2.2 creates a hard disk boot disk, the display prints a + sign and then stops responding
At first, it was normal to boot from the hard disk, and we could ping, telnet, and FTP. After we switched to vxWorks files, it repartitioned the hard disk when it started, and then it could not start,...
powerding Embedded System
Optimizing DSP Power Budget by Adjusting Voltage Regulators
[align=left][color=rgb(85, 85, 85)][font="][size=4] System-level power conservation and power budget optimization are key in many applications. For example, data center operators strive to control ene...
Jacktang DSP and ARM Processors
position2Go Review 3. Resources
All available resources for Position2Go are available in the Infineon Toolbox, which can be downloaded from https://www.infineon.com/cms/en/tools/landing/infineontoolbox.html .After downloading and in...
freebsder Special Edition for Assessment Centres
If FPGA and MCU are combined on a circuit board, what would you choose?
In an electronic design competition, if you need to use FPGA and MCU to solve a problem, what is your best combination? What is your reason? For example: EP2C8Q208C8+STC12C5A60S2 MCU is used for butto...
Leo417love FPGA/CPLD
How do engineers deal with the “half-life of engineering knowledge”?
Once, I was searching for some training materials online and came across a website that claimed that the half-life of engineering knowledge is about two years. This means that as an engineer, half of ...
凯哥 Talking about work
I don't have any relevant knowledge, but I'm very interested in PLC. How can I learn it?
I have no relevant electrical knowledge, but I am very interested in PLC. As a rookie who knows nothing about it, how should I start learning? I hope the teachers can give me some pointers so that I c...
cjrvu Microchip MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 851  1610  980  1268  1628  18  33  20  26  47 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号