530MA868M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530MA868M000DGR

530MA868M000DGR: DescriptionLVPECL Output Clock Oscillator, 868MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530MA868M000DGR Overview

LVPECL Output Clock Oscillator, 868MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530MA868M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	868 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Voltage source three-phase inverter structure circuit diagram

144MHz signal circuit of VSWR bridge

Positive and negative 30V-1A precision CNC DC regulated power supply

With wide adjustment range and constant current source

Triangular multi-branch parallel three-phase motor winding open circuit inspection circuit

Computer motherboard circuit diagram 810 4_13

RT_THREAD message queue sends and receives messages (including urgent messages): I have always wanted to speed up and finish learning RT, and then apply it. But it has never been popular in the forum. People don’t seem to pay much attention to it, but I still do my part. . .The fo...; shilaike Embedded System

The program on page 75 of the book "MCU Engineer Training Record": After working on it for an afternoon, I finally made the program stable. /* * main.c */ void main(void) { WDTCTL = WDTPW + WDTHOLD; P1DIR |= BIT0; P1DIR = ~BIT3; /*Set to pull-up. Without this, the li...; an736007364 Microcontroller MCU

The solution of starting the single chip timer by wireless: There are two single-chip microcomputers. After single-chip microcomputer A sends a signal, it causes single-chip microcomputer B to enter an interrupt to start the timer through the wireless. The tim...; 李广119 Integrated technical exchanges

Types and characteristics of power amplifiers: [size=5]Power amplifiers are referred to as amplifiers. They can be said to be the largest family of all kinds of audio equipment. There are so many brands and models that it is really hard to list th...; fish001 Analogue and Mixed Signal

"Operational Amplifier Noise Optimization Handbook" Reading [VI] Jump Noise: [i=s]This post was last edited by dontium on 2015-1-23 11:21[/i] [size=5][color=#708090] Before reading this chapter, I had always confused jump noise with 1/f noise. Now I finally understand. Althoug...; zca123 Analogue and Mixed Signal

IC WKN Driver Laser Diode: Has anyone used IC WKN to drive a laser diode? I want to know how to use the MDK pin....; 阿卡时间段 Analog electronics

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components