530HA22M0000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530HA22M0000DGR

530HA22M0000DGR: DescriptionCMOS/TTL Output Clock Oscillator, 22MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530HA22M0000DGR Overview

CMOS/TTL Output Clock Oscillator, 22MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530HA22M0000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	22 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

T-type winding tap speed regulating motor

Non-two-wire sound and light control stair delay switch circuit (1)

Phase sequence detector circuit B

Monolithic IC multiplication circuit

Overvoltage protection circuit example

Main parameters of SS0001

Summary of uboot transplantation related information and original code modification files: After a few days of summarizing, I finally summarized the relevant information. If anyone wants the original code, please contact me. If it is not well written, please point it out![[i] This post was ...; daicheng Embedded System

Summary of the problem of STM32 interruption: 1. Problem: If you do not operate properly, the STM32 interrupt will enter twice each time.2. Verification method: For example, the 1ms interrupt program below:void TIM6_IRQHandler(void) //1ms{ms_100_...; jasonb stm32/stm8

Infrared touch screen: [i=s]This post was last edited by jameswangsynnex on 2015-3-3 20:00[/i][size=15pt] [/size][size=15pt][img]1[/img][img]1[/img][img]1[/img][img]1[/img][img]1[/img] [/size][b][size=22pt] [/size][/b][b][f...; 红外线触摸屏 Mobile and portable

Super detailed teaching you how to use HFSS to design and simulate inverted F antenna 1: Inverted F Antenna Introduction The inverted-F antenna (IFA) is a deformation structure of the monopole antenna, which has the advantages of small size, simple structure, easy matching and low manufac...; btty038 RF/Wirelessly

Debugging experience of proteus virtual serial port: ...; 肥猫 MCU

How to erase the tracks displayed on the desktop: I made a handwriting input method. After writing, the stylus traces are left on the desktop. I want to erase the last trace when I write next time. I want to know what API can be used to achieve this ...; mytzh Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components