531AC1305M00DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531AC1305M00DGR

531AC1305M00DGR: DescriptionLVPECL Output Clock Oscillator, 1305MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531AC1305M00DGR Overview

LVPECL Output Clock Oscillator, 1305MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531AC1305M00DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	1305 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

400m radio remote control receiver circuit

Standard frequency shift keying modem circuit with 300 baud speed

Series phone lock circuit

Detect object rotation circuit

555 night shift anti-sleep control and recorder circuit

LM3S8962 Remote Upgrade Learning Experience: I have looked at the LM3S8963 remote upgrade program these days and found it quite interesting. I would like to share it with you. First, let's look at a basic concept: Address: 0xE000ED08 Why do we n...; youki12345 Microcontroller MCU

Fixed-point DSP fractional multiplication and addition calculation: The installed version is CCS5.5. This version only supports software simulation of the C55 series but not of the C54 series. Therefore, I used the TMS320C5510 chip for this experiment. The process of ...; fish001 DSP and ARM Processors

About the compatibility of LM3S3N26/TM4C1233E6PE + K9KAG08U0M as USB flash drive and PC: Recently, I received a task to deal with the problem of the company's old products. Some PCs cannot recognize the simulated USB flash drive: Solution description: 1. The USB flash drive solution compo...; weiming Microcontroller MCU

Abnormal erasure of data in the information segment of the msp430 MCU, please help me: When doing modbus485 communication, some parameters are stored in the 430 information segment. Now the parameters are written as other collected data. This happened twice, and both times they were wri...; hanwenli123 Analog electronics

FPGA Image Processing Series - Implementing Window Processing: ...; 至芯科技FPGA大牛 FPGA/CPLD

Moderator, is it possible to have the device generate a different device name when it is enumerated to the PC?: Moderator, hello!Can I make the device generate different device names when enumerating it to the PC?I have made a card reader with STM32, using CCID protocol. There are three different slots on the c...; zhongyanchao stm32/stm8

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components