531NC1071M00DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531NC1071M00DGR

531NC1071M00DGR: DescriptionLVDS Output Clock Oscillator, 1071MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531NC1071M00DGR Overview

LVDS Output Clock Oscillator, 1071MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531NC1071M00DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	1071 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Precision full wave rectifier

3 to 6V, 200mA adjustable regulated power supply circuit

2△-Y-△ connection three-speed motor automatic acceleration control circuit

Two-speed motor automatic acceleration control circuit

High and low level comparator with an op amp

50KHZ bandwidth amplifier circuit

4 types of electrical energy conversion, let’s take a look: The power supply problem has troubled me for a long time. But I have not been able to find the answer. Recently, I have some time, so I searched for information and learned about it.Table: 4 forms of ...; 总归不会晚 Power technology

Is there any book on Windows CE kernel analysis?: As the title says... Can anyone recommend one? English version is also OK...; huangl53 Embedded System

Summary of the differences between SPMSM and IPMSM: [i=s]This post was last edited by hotsauce1861 on 2019-11-30 08:01[/i] ## Permanent magnet synchronous motor classification According to the position of the permanent magnet on the rotor, it can be di...; hotsauce1861 Motor Drive Control（Motor Control）

Getting Started with System Verilog: Dear seniors, I want to learn System Verilog now. I only have one book on SV verification, which is written by Chris Spear. Now I want to learn from the beginning and learn the syntax of System Verilo...; leizikobe FPGA/CPLD

Newbie help: I would like to ask experts for help. I am a rookie. I just started playing with GPS recently. I cracked it like a netizen, but it takes time to get it right. I set a boot password for wince4.2. After...; pxjinxing Embedded System

Last 3 days to register: GigaDevice GD32F350 Innovation Design Competition, 100 kits + oscilloscope and other big prizes are waiting for you: [align=left][size=5][backcolor=white]{:1_97:}There are still 3 days left for the registration of the competition (registration ends on August 26, this Sunday). [/backcolor][/size][/align][align=left][...; EEWORLD社区 GD32 MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components