EEWORLDEEWORLDEEWORLD

Part Number

Search

531FB888M000DGR

Description
LVDS Output Clock Oscillator, 888MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

531FB888M000DGR Overview

LVDS Output Clock Oscillator, 888MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531FB888M000DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency888 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Helper2416-34——Linux_Programing——Signals
[i=s] This post was last edited by yuanlai2010 on 2014-8-23 20:13 [/i] [align=center][font=华文楷体][size=22.0pt]Signal[/size][/font][/align][align=center][b][color=red][font=华文楷体][size=12.0pt]My experien...
yuanlai2010 Embedded System
What versions of Java are there?
(1) Java SE: Java SE (Java Platform, Standard Edition). Java SE is the general term for the Java programming language and Java platform launched by Sun Microsystems in May 1995. The  HotJava browser (...
huaqingyuanjian Integrated technical exchanges
Ask for help C51 pulse measurement program
INT1: CLR TR0 ; start PUSH ACC ; push into stack scene protection MOV A, TH0 ; read THO CJNE A, 61H, ZHYD2 ; compare high eight bits MOV A, TL0 ; read low eight bits CJNE A, 50H ; compare low eight bi...
hwdn 51mcu
How to play PCM data at the kernel layer?
As the title says, after getting the PCM data at the kernel layer, how to use the sound card to play it? Thank you for your help. . . ....
workinchina Embedded System
EEWORLD University ---- C2000 Series Concerto Lecture
C2000 Series Concerto Lecture: https://training.eeworld.com.cn/course/276? ? TI's new C2000 Concerto dual-core microcontroller (MCU) series can help developers design applications with better environm...
chenyy MCU
Analysis and Suppression of Electromagnetic Interference of Switching Power Supply
Abstract: Based on the introduction of flyback switching power supply and its performance, the grid-side harmonics and suppression, switch buffering, optoelectronic isolation and other issues in the p...
zbz0529 Power technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1645  2836  1085  1871  1147  34  58  22  38  24 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号