EEWORLDEEWORLDEEWORLD

Part Number

Search

531NC575M000DGR

Description
LVDS Output Clock Oscillator, 575MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

531NC575M000DGR Overview

LVDS Output Clock Oscillator, 575MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531NC575M000DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability7%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency575 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Signal Integrity Analysis Basics Series_19 Lessons in Total
Signal Integrity Analysis Basics Series_19 sections in total, good information:...
yemingxp Analog electronics
Recommended books on embedded development (10) --- Computer architecture: an embedded approach
[align=center][b][size=5]Recommendations for high-quality books on embedded development (Ten) ---[/size][/b][color=#000][font=微软雅黑][size=5][b]Computer Architecture: Embedded Methods[/b][/size][/font][...
tiankai001 Download Centre
DSP core + coprocessor
[size=4] This type of DSP generally integrates a dedicated coprocessor for a certain type of application, thereby accelerating the DSP algorithm. TI's research shows that for tasks such as MPEG4 encod...
fish001 Microcontroller MCU
Show the process of WEBENCH design + TMS320DM648 power supply design
[i=s] This post was last edited by Electronic Micro Creative on 2014-8-2 21:39[/i] [align=left][font=黑体][size=5]The purpose of this design is to design the power supply system of DM648. From the Datas...
电子微创意 Analogue and Mixed Signal
Fundamentals of Electronic Components and Practical Circuits (Revised Edition)
"Electronic Components and Practical Circuits" (revised edition) is an introductory textbook for learning electronic technology. The book starts with understanding electronic components and semiconduc...
arui1999 Download Centre
A vegetable question
I would like to ask why the interrupt register bit 0 (control output endpoint) is set after the pdiusbd2 receives the setup packet? I think it should be bit 1 (control input endpoint) that is set? Bec...
xiany_wj Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2213  1439  1096  2106  1348  45  29  23  43  28 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号