530HA26M0000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530HA26M0000DGR

530HA26M0000DGR: DescriptionCMOS/TTL Output Clock Oscillator, 26MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530HA26M0000DGR Overview

CMOS/TTL Output Clock Oscillator, 26MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530HA26M0000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	26 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

CD4013 remote control socket circuit

Multifunctional dimming desk lamp circuit

Acquisition of hourly trigger signal for digital electronic clocka

Power failure storage protection

Multi-bit binary complement addition and subtraction circuit with sign bit

Quasi-constant current charging circuit

[Project source code] CYUSB3014 chip cannot download firmware using EEPROM: This article and design code were written by FPGA enthusiast Xiao Meige. Without the author's permission, this article is only allowed to be copied and reproduced on online forums, and the original au...; 小梅哥 FPGA/CPLD

How does an application read a large file from an SD card?: This question is quite ridiculous, but I just can't figure it out. I downloaded an example program from the Internet, which reads a test.txt file from the SD card. [code]BOOL CSDMMCDlg::OnInitDialog()...; beishui Embedded System

Installing .msi files in Windows XP embedded: I have two .msi installation packages, A.msi and B.msi. Both can be installed correctly in Windows XP. But in XPE, one can be installed, and the other fails with the error "This installation package c...; chinaklipdas Embedded System

STM32F769I evaluation: initial experience of WiFi interface: [font=宋体][size=3] The stm32f769 development board integrates a WiFi interface, which lays the foundation for the development of IOT applications. With the help of the onboard LCD display and some API ...; zhongyuan186118 stm32/stm8

PID regulation problem of wind turbine in 2015 electric competition: I have been working on wind power pendulum for 15 years. When I input y-axis sine wave and x-axis is 0, the output amplitude cannot keep up with the input. I don't know what the problem is. I beg all ...; ning_scapr Electronics Design Contest

How to send a byte of data to the host in SPI slave mode?: I would like to ask, how do I send a byte of data to the host in SPI slave mode? It seems from the STM32 manual that MOSI and MISO are sampled on the same clock edge, but there is only one SPI data re...; weipingid stm32/stm8

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components