EEWORLDEEWORLDEEWORLD

Part Number

Search

530QA119M000DGR

Description
CMOS/TTL Output Clock Oscillator, 119MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

530QA119M000DGR Overview

CMOS/TTL Output Clock Oscillator, 119MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530QA119M000DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency119 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS/TTL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Recommended Classic Materials on Software Testing (XVII) --- Software Testing Methods and Technologies
[align=center][size=5][font=宋体]Recommendation of Classic Materials on Software Testing (Seventeen)[/font][font=Times New Roman]---[/font][color=rgb(0, 0, 0)][backcolor=rgb(237, 235, 235)][font=微软雅黑]So...
tiankai001 Download Centre
How to connect two counters to expand and eliminate burrs? Please help!
I connected two decimal 74160s into a 60-base counter, and used the overall setting method. When the counter reaches 59, it is set to zero. It is not very complicated. However, when the zeroing signal...
bg7jw Embedded System
High-speed and high-quality image rotation based on FPGA.pdf
High-speed and high-quality image rotation based on FPGA.pdf...
zxopenljx FPGA/CPLD
30-year-old IT guy's experience of 30 failed interviews
Background: Master, worked in IT industry for 3 years, male, 28 years old, after leaving the job, he was unemployed for a period of time (wanted to start a business), and interviewed more than 30 comp...
eeleader Talking about work
FatFs transplantation based on SPI for MSP430F5438A microcontroller
1. Key points of FatFs transplantation: I believe that everyone who can see this blog knows what FatFs is. It should be version 0.11 at present. I will not say more. It is an open source file system. ...
fish001 Microcontroller MCU
High temperatures have continued across the country. Are you okay?
High temperatures continue to hit all parts of the country. Are you okay? [img]http://p2.img.cctvpic.com/nettv/news/special/pic/20130806/images/100238_1375753802889.jpg[/img]...
sacq Talking

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1780  1603  2460  970  865  36  33  50  20  18 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号