EEWORLDEEWORLDEEWORLD

Part Number

Search

72261LA20TFG

Description
FIFO, 16KX9, 12ns, Synchronous, CMOS, PQFP64, GREEN, STQFP-64
Categorystorage    storage   
File Size201KB,27 Pages
ManufacturerIDT (Integrated Device Technology)
Environmental Compliance
Download Datasheet Parametric View All

72261LA20TFG Overview

FIFO, 16KX9, 12ns, Synchronous, CMOS, PQFP64, GREEN, STQFP-64

72261LA20TFG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerIDT (Integrated Device Technology)
Parts packaging codeQFP
package instructionLFQFP, QFP64,.47SQ,20
Contacts64
Reach Compliance Codecompliant
ECCN codeEAR99
Maximum access time12 ns
Other featuresRETRANSMIT; AUTO POWER DOWN; EASY EXPANDABLE IN DEPTH AND WIDTH
Maximum clock frequency (fCLK)50 MHz
period time20 ns
JESD-30 codeS-PQFP-G64
JESD-609 codee3
length10 mm
memory density147456 bit
Memory IC TypeOTHER FIFO
memory width9
Humidity sensitivity level3
Number of functions1
Number of terminals64
word count16384 words
character code16000
Operating modeSYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize16KX9
ExportableYES
Package body materialPLASTIC/EPOXY
encapsulated codeLFQFP
Encapsulate equivalent codeQFP64,.47SQ,20
Package shapeSQUARE
Package formFLATPACK, LOW PROFILE, FINE PITCH
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)260
power supply5 V
Certification statusNot Qualified
Maximum seat height1.6 mm
Maximum standby current0.02 A
Maximum slew rate0.075 mA
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceMatte Tin (Sn) - annealed
Terminal formGULL WING
Terminal pitch0.5 mm
Terminal locationQUAD
Maximum time at peak reflow temperature30
width10 mm
Base Number Matches1
CMOS SuperSync FIFO
16,384 x 9
32,768 x 9
FEATURES:
IDT72261LA
IDT72271LA
LEAD FINISH (SnPb) ARE IN EOL PROCESS - LAST TIME BUY EXPIRES JUNE 15, 2018
Choose among the following memory organizations:
IDT72261LA 16,384 x 9
IDT72271LA 32,768 x 9
Pin-compatible with the IDT72281/72291 SuperSync FIFOs
10ns read/write cycle time (8ns access time)
Fixed, low first word data latency time
Auto power down minimizes standby power consumption
Master Reset clears entire FIFO
Partial Reset clears data, but retains programmable settings
Retransmit operation with fixed, low first word data latency time
Empty, Full and Half-Full flags signal FIFO status
Programmable Almost-Empty and Almost-Full flags, each flag
can default to one of two preselected offsets
Program partial flags by either serial or parallel means
Select IDT Standard timing (using EF and FF flags) or First
Word Fall Through timing (using OR and IR flags)
Output enable puts data outputs into high impedance state
Easily expandable in depth and width
Independent Read and Write clocks (permit reading and writing
simultaneously)
Available in the 64-pin Thin Quad Flat Pack (TQFP) and the 64-
pin Slim Thin Quad Flat Pack (STQFP)
High-performance submicron CMOS technology
Industrial temperature range (–40°C to +85°C) is available
Green parts available, see ordering information
The IDT72261LA/72271LA are exceptionally deep, high speed, CMOS
First-In-First-Out (FIFO) memories with clocked read and write controls.
These FIFOs offer numerous improvements over previous SuperSync
FIFOs, including the following:
The limitation of the frequency of one clock input with respect to the other
has been removed. The Frequency Select pin (FS) has been removed,
thus it is no longer necessary to select which of the two clock inputs,
RCLK or WCLK, is running at the higher frequency.
The period required by the retransmit operation is now fixed and short.
The first word data latency period, from the time the first word is written
to an empty FIFO to the time it can be read, is now fixed and short. (The
variable clock cycle counting delay associated with the latency period found
on previous SuperSync devices has been eliminated on this SuperSync
family.)
DESCRIPTION:
FUNCTIONAL BLOCK DIAGRAM
WEN
WCLK
D
0
-D
8
LD SEN
INPUT REGISTER
OFFSET REGISTER
FF/IR
PAF
EF/OR
PAE
HF
FWFT/SI
WRITE CONTROL
LOGIC
RAM ARRAY
16,384 x 9
32,768 x 9
FLAG
LOGIC
WRITE POINTER
READ POINTER
READ
CONTROL
LOGIC
OUTPUT REGISTER
MRS
PRS
RT
RESET
LOGIC
RCLK
REN
OE
Q
0
-Q
8
4671 drw 01
IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc. The SuperSync FIFO is a trademark of Integrated Device Technology, Inc.
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
1
FEBRUARY 2018
DSC-4671/6
©
2018 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice.
Please tell me a word about ARM~
There is a sentence in the explanation of exception return: It can be assumed that the application program always starts from the reset exception handler, so the reset exception handler does not need ...
huangnian ARM Technology
Android phone DIY activity is about to start! (at Beiyou)
Time: October 31, 2010 and November 7, 2010 Free course outline is as follows: 1. The origin and development of Linux/JAVA platform 2. The charm of Android system2.1 Introduction to Android system2.2 ...
tope Embedded System
MSP430 MCU simulation example based on Proteus 5-16 pattern light control
[b][color=#5E7384]This content is originally created by EEWORLD forum user [size=3]tiankai001[/size]. If you need to reprint or use it for commercial purposes, you must obtain the author's consent and...
tiankai001 Microcontroller MCU
Let's talk about the principles of fuse selection~~
Fuses are not uncommon in our lives. My uncle is an electrician. I remember that when he installed one for our home, he just picked one up and used it. At that time, I questioned: What if the fuse doe...
冰人 Analog electronics
A must-read text for people in the workplace - it only takes 10 minutes to influence your whole life!
HP Greater China President Sun Zhenyao's retirement speech: If this article is not shared with you, it is my fault. If this article is shared with you, but you do not read it, do not blame me if you c...
于思 Talking
MOS tube
In the Miller effect of MOS tube, why does the diode no longer clamp the voltage across the MOS tube when ID rises to a value greater than the inductor current?...
桥站岸头 Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1860  1992  249  1822  837  38  41  5  37  17 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号