531AA1413M00BGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531AA1413M00BGR

531AA1413M00BGR: DescriptionLVPECL Output Clock Oscillator, 1413MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size268KB，15 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531AA1413M00BGR Overview

LVPECL Output Clock Oscillator, 1413MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531AA1413M00BGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	1413 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.0 7/06

Si530/531

Recommended Resources

Relay inverse time overcurrent protection circuit a

CD4520, CD4511, CD4067 digital display automatic inspection circuit diagram

CNC reference voltage source circuit diagram with output voltage 0-9.99V

Amplification circuit with right large axis and small current

TA8211AH audio circuit

Program disappears after Flash power off: Hi everyone, I just debugged a new FPGA board, and the output test images were normal, but I encountered a problem when it came to solidification. I used NIOS to solidify the elf+sof files into EPCS. ...; BIT_Wang FPGA/CPLD

【CN0186】Phase-coherent FSK modulator: Circuit Functionality and Benefits A standard single-channel direct digital synthesizer (DDS) does not switch between frequencies in a phase-coherent manner. By design, DDS frequency transitions are "...; EEWORLD社区 ADI Reference Circuit

Wrote a quick sort algorithm...: I wrote a sorting algorithm, the idea is merge sort + bubble sort (n=2 is exchange sort),The time complexity is stable at O(n*log2(n)), which is almost the fastest among stable sorting algorithms, esp...; elulis Microcontroller MCU

MCU and FPGA communication: I'm looking for a program for communication between a microcontroller and an FPGA. Can I use Verilog or C? Bus communication is fine. I2C is fine. Thanks....; 2012202114 FPGA/CPLD

ST launches single-chip optical mouse IC: STMicroelectronics today introduced a new family of optical mouse ICs with unprecedented performance and extremely competitive cost. The first in a new family of standard optical mouse ICs developed i...; fighting Analog electronics

Are you interested in microcontroller-driven WIFI communication?: Now iPhone and Android are popular, and all smart phones support WIFI, which can be easily used as a bridge to connect with the microcontroller!...; 理工小朱 RF/Wirelessly

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components