EEWORLDEEWORLDEEWORLD

Part Number

Search

530FB735M000DGR

Description
LVDS Output Clock Oscillator, 735MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

530FB735M000DGR Overview

LVDS Output Clock Oscillator, 735MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530FB735M000DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency735 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Zigbee channel interference problem
In actual use, which channels 11 to 26 are most affected by interference? In our actual use, I found that channels 23 to 26 are less affected by interference (WiFi signals)....
rogerzrj02 RF/Wirelessly
Urgently looking for a graduation project based on AT89C51/52 single-chip voltage test
I am looking for a graduation project based on voltage testing of AT89C51/52 microcontroller. Since I don't have time to do my graduation project seriously, I hope that friends with similar ready-made...
starli521 51mcu
Handling of common errors when compiling ARM-qtopia-free-src-2.2.0 on 4412 development board
About the handling of some compilation errors If an error message is generated during the compilation process, it needs to be resolved before continuing the compilation. The error message is mainly ca...
马佳徐徐 Embedded System
TI DSP digital oscilloscope programming example
Digital Oscilloscope C/C++ Source Code Example of Using DirectDSP? software Below is a C/C++ source code example of using off-the-shelf DSP/analog hardware to perform a basic digital oscilloscope func...
灞波儿奔 DSP and ARM Processors
How does the kernel handle the request for logical interrupts using kerneliocontrol() in 6.0? How does it handle the dynamic allocation of interrupts?
In 6.0, when kerneliocontrol() is used to request a logical interrupt, how does the kernel do it? How is it done when it claims to dynamically allocate interrupts? I hope someone who knows more can te...
www123 Embedded System
Filtering
[Repost] Example programs of 10 software filtering methods (JKRL)10 software filtering method sample programs (JKRL)assume that data is read from 8-bit AD (if it is a higher-bit AD, the data type can ...
cqwjfa MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1624  1127  2210  317  649  33  23  45  7  14 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号