74F579SCQR datasheet, PDF - EEWORLD Datasheet

74F579SCQR: DescriptionF/FAST SERIES, SYN POSITIVE EDGE TRIGGERED 8-BIT BIDIRECTIONAL BINARY COUNTER, PDSO20, SOIC-20; Categorylogic logic; File Size202KB，8 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/

Stay tuned Parametric

74F579SCQR Overview

F/FAST SERIES, SYN POSITIVE EDGE TRIGGERED 8-BIT BIDIRECTIONAL BINARY COUNTER, PDSO20, SOIC-20

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Texas Instruments
package instruction	SOP, SOP20,.4
Reach Compliance Code	unknown
Other features	TCO OUTPUT; MULTIPLEXED I/O
Counting direction	BIDIRECTIONAL
series	F/FAST
JESD-30 code	R-PDSO-G20
JESD-609 code	e0
length	12.8 mm
Load/preset input	YES
Logic integrated circuit type	BINARY COUNTER
MaximumI(ol)	0.024 A
Operating mode	SYNCHRONOUS
Number of digits	8
Number of functions	1
Number of terminals	20
Maximum operating temperature	70 °C
Minimum operating temperature
Output characteristics	3-STATE
Package body material	PLASTIC/EPOXY
encapsulated code	SOP
Encapsulate equivalent code	SOP20,.4
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
power supply	5 V
Maximum supply current (ICC)	125 mA
propagation delay (tpd)	11.5 ns
Certification status	Not Qualified
Maximum seat height	2.642 mm
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	TTL
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	GULL WING
Terminal pitch	1.27 mm
Terminal location	DUAL
Trigger type	POSITIVE EDGE
width	7.5 mm
minfmax	90 MHz
Base Number Matches	1

Design of DC voltage sampling based on DSP: I want to design a sampling circuit for 400v DC bus sampling based on DSP (2407). The sampling output voltage is 1.25V. I am a novice and need guidance....; lan123 DSP and ARM Processors

Regarding the USB OTG issue, please give me some advice, thank you: Regarding the issue of USB OTG, I would like to ask for advice from experts, thank you. In order to save power, device A will suspend the bus VBUS. If device B is inserted at this time (it has no powe...; debugme Embedded System

Motor Control Application Notes and Reference Code: It's good, I'd like to share it with you, source: http://www.ourdev.cn/bbs/bbs_content.jsp?bbs_sn=597439&bbs_page_no=1&bbs_id=9999 Recently, I found that many people suddenly asked how to use MCU to c...; fish001 MCU

Origin of "Circuit Observation Room": "Circuit Observation Room" is finally here.　　The purpose of establishing such a page as "Circuit Observation Room" is to evaluate various circuits. Of course, there is no need to evaluate the well-kno...; maychang Circuit Observation Room

How can a 26V voltage be converted to TTL level? What chip should be used?: The high level of the signal is 26V and the low level is 0V. I want to use a microcontroller to detect the high and low levels of the signal, so I have to pull it to 5V. What should I do?...; lx2233456 MCU

The Altera SOC FPGA startup steps are summarized by me after more than a year of practice, and now I share them with you!!: [i=s] This post was last edited by yupc123 on 2016-1-26 09:15 [/i] After more than a year of practice, I have summarized the Altera SOC FPGA startup steps, which will be helpful for everyone in future...; yupc123 FPGA/CPLD

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components