531AA717M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531AA717M000DG

531AA717M000DG: DescriptionLVPECL Output Clock Oscillator, 717MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531AA717M000DG Overview

LVPECL Output Clock Oscillator, 717MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531AA717M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	717 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

The single-phase energy meter is directly connected to the circuit b

±5V, +12V regulated power supply circuit

Low noise crystal oscillator

QM-N5 type gas sensor single carbon oxide alarm circuit

SPJ-300 multifunctional food processor circuit diagram

Constant current-constant voltage two-function charger circuit

ST16A Oscilloscope Schematic Diagram: Good stuff, download it now...; shamoxue DIY/Open Source Hardware

FPGA design clean code is a core skill for programmers: Before we officially start, let’s take a look at the daily work of an FPGA engineer: Start designing the code.Start writing the first always code.Found that a signal needs to be added, so write the se...; mdy-吴伟杰 FPGA/CPLD

How does USB transfer data and identify devices?: [align=left] The USB protocol is a relatively complex protocol, and beginners will definitely encounter many problems. Since I took many detours in the learning process, I wrote this article, hoping t...; 征服 FPGA/CPLD

The difference between two register-oriented programming methods: I don't know the difference between the following two methods of programming directly using registers. Please advise. The first one: #include "hw_types.h" #define SYSCTL_BASE 0x400FE000 /* Define the ...; hhxianzi Microcontroller MCU

Start a discussion - How to understand the timing diagrams of various electronic devices: In the process of learning single-chip microcomputers or electronic design, you will generally encounter some integrated devices, such as AT24C02, DS1302, DS18B20, including LCD modules 1602, 12864, e...; tiankai001 MCU

Toshiba DC motors and stepper motors make your motors smarter!: [font=微软雅黑][size=3]From daily life to Industry 4.0, we respond to a variety of motor needs. Electricity used by motors accounts for 40-50% of total electricity consumption worldwide, so motor drives n...; eric_wang Industrial Control Electronics

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components