70P3599S166BFGI datasheet, PDF

Datasheet> All Categories > storage> storage> 70P3599S166BFGI

70P3599S166BFGI: DescriptionDual-Port SRAM, 128KX36, 12ns, PBGA208, 15 X 15 MM, 1.20 MM HEIGHT, 0.8 MM PITCH, GREEN, FBGA-208; Categorystorage storage; File Size368KB，27 Pages; ManufacturerIDT (Integrated Device Technology); Environmental Compliance

Download Datasheet Parametric Compare View All

70P3599S166BFGI Overview

Dual-Port SRAM, 128KX36, 12ns, PBGA208, 15 X 15 MM, 1.20 MM HEIGHT, 0.8 MM PITCH, GREEN, FBGA-208

70P3599S166BFGI Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	IDT (Integrated Device Technology)
Parts packaging code	BGA
package instruction	TFBGA,
Contacts	208
Reach Compliance Code	compliant
ECCN code	3A991.B.2.A
Maximum access time	12 ns
Other features	FLOW-THROUGH OR PIPELINED ARCHITECTURE
JESD-30 code	S-PBGA-B208
JESD-609 code	e1
length	15 mm
memory density	4718592 bit
Memory IC Type	DUAL-PORT SRAM
memory width	36
Humidity sensitivity level	3
Number of functions	1
Number of terminals	208
word count	131072 words
character code	128000
Operating mode	SYNCHRONOUS
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
organize	128KX36
Package body material	PLASTIC/EPOXY
encapsulated code	TFBGA
Package shape	SQUARE
Package form	GRID ARRAY, THIN PROFILE, FINE PITCH
Parallel/Serial	PARALLEL
Peak Reflow Temperature (Celsius)	260
Certification status	Not Qualified
Maximum seat height	1.2 mm
Maximum supply voltage (Vsup)	1.9 V
Minimum supply voltage (Vsup)	1.7 V
Nominal supply voltage (Vsup)	1.8 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	Tin/Silver/Copper (Sn/Ag/Cu)
Terminal form	BALL
Terminal pitch	0.8 mm
Terminal location	BOTTOM
Maximum time at peak reflow temperature	30
width	15 mm
Base Number Matches	1

Preview

Download Datasheet

View All

Features:

◆

HIGH-SPEED 1.8V

256/128K x 36

IDT70P3519/99

SYNCHRONOUS

DUAL-PORT STATIC RAM

WITH 3.3V/2.5V/1.8V INTERFACE

◆

True Dual-Port memory cells which allow simultaneous

access of the same memory location

Low Power

High-speed data access

– Commercial: 3.4 (200MHz)/3.6ns (166MHz)

– Industrial: 3.6ns (166MHz)

Selectable Pipelined or Flow-Through output mode

Dual chip enables allow for depth expansion without

additional logic

Full synchronous operation on both ports

– 5ns cycle time, 200MHz operation (14Gbps bandwidth)

– Fast 3.4ns clock to data out

– 1.5ns setup to clock and 0.5ns hold on all control, data, and

address inputs @ 200MHz

– Data input, address, byte enable and control registers

– Self-timed write allows fast cycle time

◆

Functional Block Diagram

FT/PIPE

1/0

0a 1a

0b 1b

0c 1c

R/W

FT/PIPE

CLK

1/0

D S

N N

E IG

M S

M E

O D

C W

E E

R N

◆

0d 1d

Counter enable and repeat features

Interrupt and Collision Detection Flags

Separate byte controls for multiplexed bus and bus

matching compatibility

Dual Cycle Deselect (DCD) for Pipelined Output Mode

1.8V (±100mV) power supply for core

LVTTL compatible,1.8V to 3.3V power supply for I/Os and

control signals on each port

Industrial temperature range (-40°C to +85°C) is

available at 166MHz

Available in a 256-pin Ball Grid Array (BGA) and 208-pin fine

pitch Ball Grid Array (fpBGA)

Supports JTAG features compliant with IEEE 1149.1

Green parts available, see ordering information

1d 0d

1c 0c

1b 0b

1a 0a

1/0

FT/PIPE

R/W

B B

0 1

L L

B B

2 3

L L

B B

1 0

1/0

Dout0-8_L

Dout9-17_L

Dout18-26_L

Dout27-35_L

Dout0-8_R

Dout9-17_R

Dout18-26_R

Dout27-35_R

1d 0d 1c 0c 1b 0b 1a 0a

0/1

0a 1a 0b 1b 0c 1c 0d 1d

0/1

FT/PIPE

abcd

dcba

256/128K x 36

MEMORY

ARRAY

I/O

- I/O

35L

Din_L

Din_R

I/O

- I/O

35R

CLK

17L(1)

17R(1)

REPEAT

ADS

CNTEN

Counter/

Address

Reg.

ADDR_L

ADDR_R

Counter/

Address

Reg.

REPEAT

ADS

CNTEN

TDI

0 L

CE1L

INTERRUPT

COLLISION

DETECTION

LOGIC

0 R

CE1R

JTAG

TDO

COL

INT

TCK

TMS

TRST

COL

INT

(2)

NOTES:

1. Address A

is a NC for the IDT70P3599.

+. The sleep mode pin shuts off all dynamic inputs, except JTAG inputs, when asserted. All static inputs, i.e., PL/FTx and the

sleep mode pins themselves (ZZx) are not affected during sleep mode.

CONTROL

LOGIC

(2)

7144 drw 01

JUNE 2009

DSC 7144/3

70P3599S166BFGI Related Products

	70P3599S166BFGI	70P3519S166BFGI
Description	Dual-Port SRAM, 128KX36, 12ns, PBGA208, 15 X 15 MM, 1.20 MM HEIGHT, 0.8 MM PITCH, GREEN, FBGA-208	CABGA-208, Tray
Is it lead-free?	Lead free	Lead free
Is it Rohs certified?	conform to	conform to
Maker	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)
Parts packaging code	BGA	CABGA
package instruction	TFBGA,	TFBGA,
Contacts	208	208
Reach Compliance Code	compliant	unknown
ECCN code	3A991.B.2.A	3A991
Base Number Matches	1	1

Recommended Resources

two-tone generator

Manual temperature control circuit three

Dual timer IC for temperature control and liquid level monitoring

The most practical basic diagram circuit 49 - electromagnetic speed control circuit

Tube amplifier CS8414 circuit diagram

Using a bidirectional audio and video tube circuit with trigger TcA 780

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components