EEWORLDEEWORLDEEWORLD

Part Number

Search

5962P015113VYC

Description
Standard SRAM, 512KX8, 25ns, CMOS, CQFP68, CERAMIC, QFP-68
Categorystorage    storage   
File Size212KB,15 Pages
ManufacturerCobham Semiconductor Solutions
Download Datasheet Parametric View All

5962P015113VYC Overview

Standard SRAM, 512KX8, 25ns, CMOS, CQFP68, CERAMIC, QFP-68

5962P015113VYC Parametric

Parameter NameAttribute value
MakerCobham Semiconductor Solutions
Parts packaging codeQFP
package instructionQFF,
Contacts68
Reach Compliance Codeunknown
ECCN code3A001.A.2.C
Maximum access time25 ns
JESD-30 codeS-CQFP-F68
JESD-609 codee4
length24.892 mm
memory density4194304 bit
Memory IC TypeSTANDARD SRAM
memory width8
Number of functions1
Number of terminals68
word count524288 words
character code512000
Operating modeASYNCHRONOUS
Maximum operating temperature105 °C
Minimum operating temperature-40 °C
organize512KX8
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeQFF
Package shapeSQUARE
Package formFLATPACK
Parallel/SerialPARALLEL
Certification statusNot Qualified
Filter levelMIL-PRF-38535 Class V
Maximum seat height4.8768 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceGOLD
Terminal formFLAT
Terminal pitch1.27 mm
Terminal locationQUAD
total dose30k Rad(Si) V
width24.892 mm
Base Number Matches1
Standard Products
UT9Q512K32E 16 Megabit Rad SRAM MCM
Data Sheet
June 25, 2010
FEATURES
25ns maximum (5 volt supply) address access time
Asynchronous operation for compatible with industry
standard 512K x 8 SRAMs
TTL compatible inputs and output levels, three-state
bidirectional data bus
Operational environment:
- Total dose: 50 krads(Si)
- SEL Immune >110 MeV-cm
2
/mg
- LET
TH
(0.25) = >52 MeV-cm
2
/mg
- Saturated Cross Section (cm
2
) per bit, 2.8E-8
- <1.1E-9 errors/bit-day, Adams 90% geosynchronous
heavy ion
Packaging:
- 68-lead dual cavity ceramic quad flatpack (CQFP)
(11.0 grams)
Standard Microcircuit Drawing 5962-01511
- QML Q and Q+ compliant part
- QML V pending
INTRODUCTION
The UT9Q512K32E RadTol product is a high-performance 2M
byte (16Mbit) CMOS static RAM multi-chip module (MCM),
organized as four individual 524,288 x 8 bit SRAMs with a
common output enable. Memory expansion is provided by an
active LOW chip enable (En), an active LOW output enable (G),
and three-state drivers. This device has a power-down feature
that reduces power consumption by more than 90% when
deselected.
Writing to each memory is accomplished by taking chip enable
(En) input LOW and write enable (Wn) inputs LOW. Data on
the eight I/O pins (DQ
0
through DQ
7
) is then written into the
location specified on the address pins (A
0
through A
18
). Reading
from the device is accomplished by taking chip enable (En) and
output enable (G) LOW while forcing write enable (Wn) HIGH.
Under these conditions, the contents of the memory location
specified by the address pins will appear on the I/O pins.
The input/output pins are placed in a high impedance state when
the device is deselected (En HIGH), the outputs are disabled (G
HIGH), or during a write operation (En LOW and Wn LOW).
Perform 8, 16, 24 or 32 bit accesses by making Wn along with
En a common input to any combination of the discrete memory
die.
E3
A(18:0)
G
W3
E2
W2
E1
W1
W0
E0
512K x 8
512K x 8
512K x 8
512K x 8
DQ(31:24)
or
DQ3(7:0)
DQ(23:16)
or
DQ2(7:0)
DQ(15:8)
or
DQ1(7:0)
DQ(7:0)
or
DQ0(7:0)
Figure 1. UT9Q512K32E SRAM Block Diagram
1
【Video】 IAR+Processor Expert, easy development
As we all know, the Processor Expert tool is very convenient to use for new customers with its graphical operation interface. The Processor Expert tool already supports IAR software. Freescale officia...
qinkaiabc NXP MCU
Add a startup program to the itop4412 development board
[size=4]1. Write the code first, taking helloworld.c as an example, copy code 1 #include2 #include//What is this file? 3 main() 4 { 5 int i = 0; 6 while(1) 7 { 8 sleep(2); 9 printf("hell0 world!"); 10...
Aguilera DSP and ARM Processors
Study the A5 instruction of 8051
[i=s]This post was last edited by wsmysyn on 2017-10-5 23:39[/i] [font=Tahoma][color=#ff0000][b]Motivation:[/b][/color][/font] [font=Tahoma]Some time ago, I saw a great guy in the forum working on a d...
wsmysyn Integrated technical exchanges
Noise Problem
-------------------------------------------------------------------------------- My radio is cl6017s. When it listens to the radio, there is always a rhythmic beeping noise similar to the one-chip com...
eekingking Embedded System
IWR1642 Vehicle Occupant Detection Routine Problem
When I was running the vehicle occupant detection routine with IWR1642 It will prompt [Warning: Unexpected warning: A timeout occurred before the Terminator was reached.]At the same time, I see that t...
夏微微咿呀哟 Special Edition for Assessment Centres
Discussion on the usage and programming of I2C chips
I have recently come across the I2C chip 24LC128. What do the high and low levels of A0, A1, and A2 mean? Also, the software used for I2C bus programming and how to control other devices connected to ...
dirty Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2471  1637  842  2093  845  50  33  17  43  18 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号