EEWORLDEEWORLDEEWORLD

Part Number

Search

531RB572M000DG

Description
LVPECL Output Clock Oscillator, 572MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

531RB572M000DG Overview

LVPECL Output Clock Oscillator, 572MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531RB572M000DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency572 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
LPC1500 Experience + SCT_4, lpcxpresso_RedState
[i=s] This post was last edited by freebsder on 2014-8-15 22:32 [/i]Select the project, then File->New->Other->Red State->Choose Target, and create a new state machine. The three boxes on the right of...
freebsder NXP MCU
The sad math of Atmega16A
In the Atmega16A microcontroller program (using cvavr programming), the given parameter i_Fade_time_temp = 7 is used to calculate the corresponding calculated value i_count. The calculation formula is...
ltwsq Microchip MCU
I would like to ask about the communication between two GPRS MODEMs.
Two GPRS modems are successfully dialed up in two PCs (under Linux operating system), and both get the PPP0 interface. The IPs obtained by the two PCs through PPP dialing are: 10.143.164.83 and 10.143...
yewuyi Embedded System
What is the difference between the Digital Cardiopulmonary Walk Test (DCW) and the Cardiopulmonary Exercise Test (CPX)?
Cardiac rehabilitation is the sum of various activities that patients need to carry out to ensure that they can achieve the best possible physical, mental and social conditions. The purpose of cardiac...
smartsens_2017 Medical Electronics
The synchronous rectifier buck circuit ended up boosting the voltage? I think something went wrong.
[i=s] This post was last edited by 零下12度半 on 2016-1-22 09:41[/i] We made this circuit. Logically, we input from the left, so it's a BUCK topology, but it's boosted. I can't figure it out. Please check...
零下12度半 Power technology
I would like to ask the experts: The function ReadImageFromNand in the 2440 startup code is a bit difficult to read. Can you help analyze it?
The specific function is as follows: TOC toc; // made global because it's too big for our tiny stack DWORD ReadImageFromNand(DWORD dwEntry, DWORD dwSig) { DWORD dwSectorsNeeded; DWORD dwSector, dwLeng...
zhoujilu02 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 765  782  2742  1288  797  16  56  26  17  20 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号