530UC29M0000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530UC29M0000DGR

530UC29M0000DGR: DescriptionCMOS/TTL Output Clock Oscillator, 29MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530UC29M0000DGR Overview

CMOS/TTL Output Clock Oscillator, 29MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530UC29M0000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	29 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

A leakage protector circuit design

Automatic water supply control circuit 3 for simultaneous monitoring of water tower and reservoir

Power supply filter circuit that can suppress high-frequency interference

555 household earthquake sound and light alarm circuit

Noise and hum filter circuits

Computer motherboard circuit diagram 820 2_28

【CN0253】Robust, low-power battery monitoring circuit front end: 电路功能与优势图1所示电路为鲁棒的电池监控前端，专为可能发生瞬变的环境而设计，例如工业或过程自动化环境。该电路使用 ADG5408 4通道CMOS多路复用器，后接AD8226 仪表放大器，以低功耗和低成本精确监控各电池的电压，且无需额外的外部瞬变保护电路。瞬变过压条件可造成传统CMOS开关发生闩锁。通过结隔离技术，PMOS和NMOS晶体管的N和P井形成寄生硅控整流器(SCR)电路。过压条件触发...; EEWORLD社区 ADI Reference Circuit

LM3S9B96 chip recommendation: After searching online, the following points are attractive to me: 1. Embedded SafeRTOS kernel 2. 8/16/32-bit independent peripheral parallel bus 3. Support SDRAM, SRAM/Flash, FPGA, CPLD 4. 10/100 Eth...; arthurli Microcontroller MCU

Here comes another trick. How can I make an amplifier output 1/2 Vout when the input is 0V?: Sorry, I'm really new to this. I want to design an amplifier that outputs 1/2 Vref when Vin+ = Vin- = 1/2 Vref and 1/2 Vref ~ Vref when Vin+>Vin- and 0~1/2 Vref when Vin->Vin+. Does anyone know how to...; littleshrimp Analog electronics

LLC Resonance Principle PDF: The principle of LLC resonance is introduced, which is very basic and easy to understand....; tonytong Power technology

About the waveform after CPLD frequency division: I am a beginner in CPLD. I have been doing frequency division experiments recently. I have used the smallest system board of EPM240 to connect a 50M crystal oscillator to generate 10M and 5M signals. ...; 363758470 FPGA/CPLD

C2000 speed measurement method [transfer]: The speed closed-loop control is designed in the overall system of the motion control platform. The sensor needs to accurately detect the instantaneous information of the controlled object and perform...; dontium Microcontroller MCU

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components